{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:23:45Z","timestamp":1774686225820,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001863","name":"New Energy and Industrial Technology Development Organization","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/jssc.2019.2949230","type":"journal-article","created":{"date-parts":[[2019,11,19]],"date-time":"2019-11-19T20:58:42Z","timestamp":1574197122000},"page":"145-156","source":"Crossref","is-referenced-by-count":59,"title":["A 2 $\\times$  30k-Spin Multi-Chip Scalable CMOS Annealing Processor Based on a Processing-in-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5949-2252","authenticated-orcid":false,"given":"Takashi","family":"Takemoto","sequence":"first","affiliation":[]},{"given":"Masato","family":"Hayashi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8822-9595","authenticated-orcid":false,"given":"Chihiro","family":"Yoshimura","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8677-125X","authenticated-orcid":false,"given":"Masanao","family":"Yamaoka","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1021\/acs.jpcb.7b10371"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevE.58.5355"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1126\/science.1057726"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0172505"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2018.8641713"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2015.02.015"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1504\/IJCSE.2007.017827"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.15803\/ijnc.6.2_195"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"614","DOI":"10.1126\/science.aah5178","article-title":"A fully programmable 100-spin coherent Ising machine with all-to-all connections","volume":"354","author":"mcmahon","year":"2016","journal-title":"Science"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1126\/science.aah4243"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.15803\/ijnc.7.2_154"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1109\/JSSC.2015.2498601","article-title":"A 20k-spin ising chip to solve combinatorial optimization problems with CMOS annealing","volume":"51","author":"yamaoka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","first-page":"1","article-title":"Binary classification using hardware implementation of quantum annealing demonstrations at NIPS-09","author":"neven","year":"2009","journal-title":"Proc 24th Annu Conf Neural Inf Process Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3389\/fphy.2014.00005"},{"key":"ref2","year":"2018","journal-title":"See publications in technology section on the homepage of D-Wave Systems Inc"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"194","DOI":"10.1038\/nature10012","article-title":"Quantum annealing with manufactured spins","volume":"473","author":"johnson","year":"2011","journal-title":"Nature"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1038\/nature24047","article-title":"Solving a Higgs optimization problem with quantum annealing for machine learning","volume":"550","author":"mott","year":"2017","journal-title":"Nature"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8944135\/08906059.pdf?arnumber=8906059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:36:17Z","timestamp":1651066577000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8906059\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":18,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2949230","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}