{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,7]],"date-time":"2026-07-07T04:04:33Z","timestamp":1783397073752,"version":"3.54.6"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61904144"],"award-info":[{"award-number":["61904144"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Young Talent fund of University Association for Science and Technology in Shaanxi, China","award":["20190101"],"award-info":[{"award-number":["20190101"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/jssc.2019.2950154","type":"journal-article","created":{"date-parts":[[2019,11,12]],"date-time":"2019-11-12T22:10:13Z","timestamp":1573596613000},"page":"602-614","source":"Crossref","is-referenced-by-count":37,"title":["A Fractional-$N$  PLL With Space\u2013Time Averaging for Quantization Noise Reduction"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8717-3160","authenticated-orcid":false,"given":"Yanlong","family":"Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4045-6291","authenticated-orcid":false,"given":"Arindam","family":"Sanyal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xueyi","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6558-0718","authenticated-orcid":false,"given":"Xing","family":"Quan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3373-2561","authenticated-orcid":false,"given":"Kailin","family":"Wen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2181-9042","authenticated-orcid":false,"given":"Xiyuan","family":"Tang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gang","family":"Jin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4002-9281","authenticated-orcid":false,"given":"Li","family":"Geng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5536-8385","authenticated-orcid":false,"given":"Nan","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1","article-title":"A 2.4-GHz \n$\\Delta\\Sigma$\n fractional-N synthesizer with space-time averaging for noise reduction","author":"zhang","year":"2019","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.0680"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2791486"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310278"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385756"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487795"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2796544"},{"key":"ref36","first-page":"77","article-title":"A 65nm CMOS 3.6GHz fractional-N PLL with \n$5^{th}$\n-order \n$\\Delta\\Sigma$\n modulation and weighted FIR filtering","author":"yu","year":"2009","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021086"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022301"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811872"},{"key":"ref27","first-page":"268","article-title":"A 30GHz digital sub-sampling fractional-N PLL with 198fs\n$_{rms}$\n jitter in 65nm LP CMOS","author":"grimaldi","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2282620"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.568836"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.165341"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884829"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273836"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908763"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2557807"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819117"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2878836"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2866454"},{"key":"ref50","first-page":"98","article-title":"A 3.2 to 4 GHz, \n$0.25~\\mu\\text{m}$\n CMOS frequency synthesizer for IEEE 802.11a\/b\/g WLAN","volume":"1","author":"terrovitis","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.808920"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.918913"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887616"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.643663"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005435"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217854"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"881","DOI":"10.1109\/TCSII.2009.2035258","article-title":"Fractional-N phase-locked-loop-based frequency synthesis: A tutorial","volume":"56","author":"su","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/0471732699"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870894"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818298"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.821784"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1015680"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005716"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001358"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.668986"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2172717"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158163"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780807"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1049\/el:19951194"},{"key":"ref41","first-page":"272","article-title":"4.48GHz \n$0.18~\\mu\\text{m}$\n SiGe BiCMOS exact-frequency fractional-N frequency synthesizer with spurious-tone suppression yielding a -80dBc in-band fractional spur","author":"kennedy","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/82.633435"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/82.476173"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9011683\/08896938.pdf?arnumber=8896938","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:37:30Z","timestamp":1651066650000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8896938\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":50,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2950154","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}