{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:33:22Z","timestamp":1761395602463,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"Research Grants Committee (RGC)-NSFC Joint Project Sponsored by the Research Grants Council of Hong Kong through a grant","doi-asserted-by":"publisher","award":["N_HKUST615\/14"],"award-info":[{"award-number":["N_HKUST615\/14"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/jssc.2019.2950180","type":"journal-article","created":{"date-parts":[[2019,11,7]],"date-time":"2019-11-07T20:57:58Z","timestamp":1573160278000},"page":"1351-1360","source":"Crossref","is-referenced-by-count":15,"title":["A 102.2-dB, 181.1-dB FoM Extended Counting Analog-to-Digital Converter With Capacitor Scaling"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2056-6901","authenticated-orcid":false,"given":"Saqib","family":"Mohamad","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3525-0221","authenticated-orcid":false,"given":"Jie","family":"Yuan","sequence":"additional","affiliation":[]},{"given":"Amine","family":"Bermak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/4.902758"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/JSSC.2010.2048493"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/JSSC.2016.2641466"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/JSSC.2005.852161"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/JSSC.2013.2278737"},{"key":"ref15","first-page":"1","article-title":"Power reduction in incremental \n$\\Delta\\Sigma$\n ADCs using a capacitor scaling technique","author":"mohamad","year":"2018","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TCSI.2018.2847691"},{"year":"2005","author":"markus","article-title":"Higher-order incremental delta-sigma analog-to-digital converters","key":"ref17"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/82.476173"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/JSSC.2002.808321"},{"key":"ref28","first-page":"284","article-title":"A 22.3b 1KHz 12.7mW switched-capacitor \n$\\Delta\\Sigma$\n modulator with stacked split-steering amplifiers","author":"steiner","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JSSC.2015.2413842"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/JSSC.2018.2865466"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2011.2144290"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.1987.1052697"},{"key":"ref5","first-page":"375","article-title":"A 0.1-mm2 3-channel area-optimized \n$\\Sigma\\Delta$\n ADC in 0.16-\n$\\mu\\text{m}$\n CMOS with 20-kHz BW and 86-dB DR","author":"sebastiano","year":"2013","journal-title":"Proc ESSCIRC"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TCSI.2004.826202"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/4.313"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TCSI.2012.2215753"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/81.477201"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JSSC.2005.858476"},{"key":"ref20","first-page":"371","article-title":"A 105-dB SNDR, 10 kSps multi-level second-order incremental converter with smart-DEM consuming \n$280~\\mu\\text{W}$\n and 3.3-V supply","author":"liu","year":"2013","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/82.663805"},{"year":"2000","author":"gustavsson","journal-title":"CMOS Data Converters for Communications","key":"ref21"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/JSSC.2019.2892602"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/JSSC.2010.2042254"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/JSSC.2017.2669022"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/TCSI.2015.2418892"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9076749\/08894093.pdf?arnumber=8894093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:37:46Z","timestamp":1651066666000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8894093\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":28,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2950180","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}