{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T16:39:27Z","timestamp":1776530367597,"version":"3.51.2"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1109\/jssc.2019.2951363","type":"journal-article","created":{"date-parts":[[2019,11,22]],"date-time":"2019-11-22T16:10:28Z","timestamp":1574439028000},"page":"203-215","source":"Crossref","is-referenced-by-count":102,"title":["Embedded 1-Mb ReRAM-Based Computing-in- Memory Macro With Multibit Input and Weight for CNN-Based AI Edge Processors"],"prefix":"10.1109","volume":"55","author":[{"given":"Cheng-Xin","family":"Xue","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Wei-Hao","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Electronics Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Je-Syu","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Jia-Fang","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Wei-Yu","family":"Lin","sequence":"additional","affiliation":[{"name":"Institute of Electronics Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Wei-En","family":"Lin","sequence":"additional","affiliation":[{"name":"Institute of Electronics Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Jing-Hong","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Electronics Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Wei-Chen","family":"Wei","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Tsung-Yuan","family":"Huang","sequence":"additional","affiliation":[{"name":"Institute of Electronics Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Ting-Wei","family":"Chang","sequence":"additional","affiliation":[{"name":"Institute of Electronics Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Tung-Cheng","family":"Chang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Hui-Yao","family":"Kao","sequence":"additional","affiliation":[{"name":"Institute of Electronics Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Yen-Cheng","family":"Chiu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Chun-Ying","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4065-0350","authenticated-orcid":false,"given":"Ya-Chin","family":"King","sequence":"additional","affiliation":[{"name":"Institute of Electronics Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Chrong-Jung","family":"Lin","sequence":"additional","affiliation":[{"name":"Institute of Electronics Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"given":"Ren-Shuo","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4070-5059","authenticated-orcid":false,"given":"Chih-Cheng","family":"Hsieh","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9689-1236","authenticated-orcid":false,"given":"Kea-Tiong","family":"Tang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University (NTHU), Hsinchu, Taiwan"}]}],"member":"263","reference":[{"key":"ref33","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297417"},{"key":"ref31","first-page":"1","article-title":"High density and ultra small cell size of Contact ReRAM (CR-RAM) in 90 nm CMOS logic technology and circuits","author":"tseng","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref35","first-page":"1","article-title":"17.3 A 28 nm 256 kb 6T-SRAM with 280 mV improvement in VMIN using a dual-split-control assist scheme","author":"chang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref34","article-title":"System and measuring access time of embedded memories","author":"sung","year":"2002"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","article-title":"Xcel-RAM: Accelerating binary neural networks in high-throughput SRAM compute arrays","author":"agrawal","year":"2018","journal-title":"arXiv 1807 00343"},{"key":"ref13","first-page":"222","article-title":"An always-on 3.8 \n$\\mu\\text{J}$\n\/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28-nm CMOS","author":"bankman","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822703"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/nature02014"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1038\/s41586-018-0180-5","article-title":"Equivalent-accuracy accelerated neural-network training using analogue memory","volume":"558","author":"ambrogio","year":"2018","journal-title":"Nature"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0023-2"},{"key":"ref3","first-page":"206","article-title":"An offset-tolerant current-sampling-based sense amplifier for Sub-100 nA-cell-current nonvolatile memory","author":"chang","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867275"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310399"},{"key":"ref5","first-page":"496","article-title":"A 65 nm 4 Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors","author":"khwa","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref7","first-page":"490","article-title":"A 42 pJ\/decision 3.12 TOPS\/W robust in-memory machine learning classifier with on-chip training","author":"gonugondla","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref9","first-page":"160c","article-title":"A 0.3V VDDmin 4+2T SRAM for searching and in-memory computing using 55nm DDC technology","author":"dong","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref1","first-page":"494","article-title":"A 65 nm 1 Mb nonvolatile computing-in-memory ReRAM macro with sub-16 ns multiply-and-accumulate for binary DNN AI edge processors","author":"chen","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409720"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838428"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms15199"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1038\/nature14441","article-title":"Training and operation of an integrated neuromorphic network based on metal-oxide memristors","volume":"521","author":"prezioso","year":"2015","journal-title":"Nature"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0002-z"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2017.83"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8944135\/08910375.pdf?arnumber=8910375","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:58:24Z","timestamp":1755910704000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8910375\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":35,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2951363","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}