{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:20:33Z","timestamp":1772119233396,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006410","name":"Analog Devices","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006410","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/jssc.2019.2951384","type":"journal-article","created":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T18:30:27Z","timestamp":1574706627000},"page":"592-601","source":"Crossref","is-referenced-by-count":12,"title":["A Low-Noise Frequency Synthesizer Using Multiphase Generation and Combining Techniques"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6771-7271","authenticated-orcid":false,"given":"Amr","family":"Khashaba","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3252-8585","authenticated-orcid":false,"given":"Ahmed","family":"Elkholy","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0424-8148","authenticated-orcid":false,"given":"Karim M.","family":"Megawer","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2636-4713","authenticated-orcid":false,"given":"Mostafa Gamal","family":"Ahmed","sequence":"additional","affiliation":[]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"118","article-title":"A 0.0056 mm2 all-digital MDLL using edge re-extraction, dual-ring VCOs and a 0.3 mW block-sharing frequency tracking loop achieving 292fsrms Jitter and ?249 dB FOM","author":"yang","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"152","article-title":"A 2.5-to-5.75 GHz 5 mW 0.3psrms-jitter cascaded ring-based digital injection-locked clock multiplier in 65 nm CMOS","author":"coombs","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"392","article-title":"A 5 GHz 370 fsrms 6.5 mW clock multiplier using a crystal-oscillator frequency quadrupler in 65 nm CMOS","author":"megawer","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.890315"},{"key":"ref14","author":"razavi","year":"1996","journal-title":"PLL\/DLL system noise analysis for low jitter clock synthesizer design"},{"key":"ref15","first-page":"1","article-title":"A 5 GHz 245fsrms 8 mW ring oscillator-based digital frequency synthesizer","author":"khashaba","year":"2019","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.318"},{"key":"ref17","volume":"90","author":"stark","year":"1994","journal-title":"Probability Random Processes and Estimation Theory for Engineers"},{"key":"ref18","first-page":"109","article-title":"Calculate oscillator jitter by using phase-noise analysis: Part 2 of two parts","volume":"40","author":"drakhlis","year":"2001","journal-title":"Microw RF"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511841224"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2478449"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2008.4561468"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref7","first-page":"1","article-title":"A 2.4 GHz 4 mW inductorless RF synthesizer","author":"kong","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","first-page":"447","article-title":"A multiple-crystal interface PLL with VCO realignment to reduce phase noise","volume":"1","author":"ye","year":"2002","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","first-page":"1","article-title":"A 10 GHz 56fsrms-integrated-jitter and 247 dB FOM ring-VCO based injection-locked clock multiplier with a continuous frequency-tracking loop in 65 nm CMOS","author":"zheng","year":"2017","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.834516"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2904884"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2817602"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2734910"},{"key":"ref24","first-page":"490","article-title":"A 140fsrms-Jitter and ?72 dBc-reference-spur ring-VCO-based injection-locked clock multiplier using a background triple-point frequency\/phase\/slope calibrator","author":"yoo","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417973"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2941259"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9011683\/08903272.pdf?arnumber=8903272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:36:33Z","timestamp":1651066593000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8903272\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":25,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2951384","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}