{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T00:40:16Z","timestamp":1768524016179,"version":"3.49.0"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Research Foundation of Korea NRF Grant funded by the Korea Government MSIT","award":["2019R1A2B5B03100756"],"award-info":[{"award-number":["2019R1A2B5B03100756"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/jssc.2019.2952132","type":"journal-article","created":{"date-parts":[[2019,11,19]],"date-time":"2019-11-19T20:58:42Z","timestamp":1574197122000},"page":"1-13","source":"Crossref","is-referenced-by-count":7,"title":["A Sub-fs-FoM Digital LDO Using PMOS and NMOS Arrays With Fully Integrated 7.2-pF Total Capacitance"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2523-1211","authenticated-orcid":false,"given":"Junyoung","family":"Maeng","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6165-0320","authenticated-orcid":false,"given":"Minseob","family":"Shim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7999-3305","authenticated-orcid":false,"given":"Junwon","family":"Jeong","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2067-0557","authenticated-orcid":false,"given":"Inho","family":"Park","sequence":"additional","affiliation":[]},{"given":"Yunsoo","family":"Park","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4379-7905","authenticated-orcid":false,"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2519446"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530094"},{"key":"ref31","first-page":"147","article-title":"Modeling and analysis of digital linear dropout regulators with adaptive control for high efficiency under wide dynamic range digital loads","author":"gangopadhyay","year":"2014","journal-title":"Proc DATE"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598307"},{"key":"ref10","first-page":"106","article-title":"A 65nm inverter-based low-dropout regulator with rail-to-rail regulation and over–20dB PSR at 0.2V lowest supply voltage","author":"yang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"1","article-title":"0.5-V input digital LDO with 98.7% current efficiency and 2.7-\n$\\mu\\text{A}$\n quiescent current in 65nm CMOS","author":"okuma","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237991"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297395"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2342380"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2015.2506605"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2709311"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2767183"},{"key":"ref18","first-page":"210","article-title":"A \n$320~\\mu\\text{V}$\n-output ripple and 90ns-settling time at 0.5V supply digital-analog-hybrid LDO using multi-level gate-voltage generator and fast-decision pd detector","author":"lim","year":"2018","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2816949"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2614308"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2289897"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842831"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2841984"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512702"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2422075"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046204"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2813533"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.701230"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053859"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2015.2420572"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2014.2314263"},{"key":"ref20","first-page":"234","article-title":"A modular hybrid LDO with fast load-transient response and programmable PSRR in 14nm CMOS featuring dynamic clamp tuning and time-constant compensation","author":"liu","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","first-page":"310","article-title":"A 500mA analog-assisted digital-LDO-based on-chip distributed power delivery grid with cooperative regulation and IR-drop reduction in 65nm CMOS","author":"lu","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2751512"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870558"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2018.2840492"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310307"},{"key":"ref25","first-page":"306","article-title":"A 0.4V 430nA quiescent current NMOS digital LDO with NAND-based analog-assisted loop in 28nm CMOS","author":"ma","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/4359912\/08905784.pdf?arnumber=8905784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:37:31Z","timestamp":1651066651000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8905784\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2952132","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}