{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,12]],"date-time":"2026-05-12T16:55:47Z","timestamp":1778604947147,"version":"3.51.4"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["TxACE Task 2712.006"],"award-info":[{"award-number":["TxACE Task 2712.006"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100005144","name":"Qualcomm","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/jssc.2019.2956884","type":"journal-article","created":{"date-parts":[[2019,12,24]],"date-time":"2019-12-24T05:02:46Z","timestamp":1577163766000},"page":"494-504","source":"Crossref","is-referenced-by-count":8,"title":["Computationally Enabled Minimum Total Energy Tracking for a Performance Regulated Sub-Threshold Microprocessor in 65-nm CMOS"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7190-9404","authenticated-orcid":false,"given":"Fahim ur","family":"Rahman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4647-0425","authenticated-orcid":false,"given":"Rajesh","family":"Pamula","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Visvesh S.","family":"Sathe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914720"},{"key":"ref11","first-page":"314","article-title":"A 6.4pJ\/cycle self-tuning cortex-M0 IoT processor based on leakage-ratio measurement for energy-optimal operation across wide-range PVT variation","author":"lee","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218067"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2888866"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2936968"},{"key":"ref15","first-page":"208","article-title":"A 0.16 mm2 completely on-chip switched-capacitor DC-DC converter using digital capacitance modulation for LDO replacement in 45 nm CMOS","author":"ramadass","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273535"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.21236\/ADA538398"},{"key":"ref18","first-page":"1","article-title":"Deep trench capacitors for switched capacitor voltage converters","author":"seo","year":"2012","journal-title":"Proc 3rd Int Workshop Power Supply Chip"},{"key":"ref19","first-page":"692","article-title":"A 4.6 W\/mm2power density 86% efficiency on-chip switched capacitor DC-DC converter in 32 nm SOI CMOS","author":"andersen","year":"2013","journal-title":"Proc 28th Annu IEEE Appl Power Electron Conf Expo (APEC)"},{"key":"ref4","first-page":"1","article-title":"8.1 An 80 nW retention 11.7pJ\/cycle active subthreshold ARM cortex-M0+ subsystem in 65 nm CMOS for WSN applications","author":"myers","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","first-page":"332","article-title":"A sub-200 mV 6T SRAM in 0.13 \n$\\mu\\text{m}$\n CMOS","author":"zhai","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","first-page":"322","article-title":"A 40-to-80 MHz sub-4 \n$\\mu\\text{W}$\n\/MHz ULV cortex-M0 MCU SoC in 28nm FDSOI with dual-loop adaptive back-bias generator for 20 \n$\\mu\\text{s}$\n wake-up from deep fully retentive sleep mode","author":"bol","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008529"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917505"},{"key":"ref1","author":"weste","year":"2011","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref9","first-page":"312","article-title":"Computationally enabled total energy minimization under performance requirements for a voltage-regulated 0.38-to-0.58 V microprocessor in 65 nm CMOS","author":"ur rahman","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2608349"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159054"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2009.5316060"},{"key":"ref24","first-page":"370","article-title":"A fully integrated successive-approximation switched-capacitor DC-DC converter with 31 mV output voltage resolution","author":"bang","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297402"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8972639\/08937508.pdf?arnumber=8937508","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:39:31Z","timestamp":1651066771000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8937508\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":24,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2956884","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,2]]}}}