{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T16:07:13Z","timestamp":1784995633967,"version":"3.55.0"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/jssc.2019.2959484","type":"journal-article","created":{"date-parts":[[2019,12,31]],"date-time":"2019-12-31T21:07:45Z","timestamp":1577826465000},"page":"1-11","source":"Crossref","is-referenced-by-count":55,"title":["A 5-GS\/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fJ\/cs"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5317-8115","authenticated-orcid":false,"given":"Maarten","family":"Baert","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6792-7965","authenticated-orcid":false,"given":"Wim","family":"Dehaene","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","first-page":"92c","article-title":"A 5.4GS\/s 12b 500mW pipeline ADC in 28nm CMOS","author":"wu","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338385"},{"key":"ref10","first-page":"321","article-title":"A 79dB SNDR, 10MHz BW, 675MS\/s open-loop time-based ADC employing a 1.15ps SAR-TDC","author":"el-halwagy","year":"2016","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502440"},{"key":"ref12","first-page":"170","article-title":"A \n$0.13~\\mu\\text{m}$\n CMOS 78dB SNDR 87mW 20MHz BW CT \n$\\Delta\\Sigma$\n ADC with VCO-based integrator and quantizer","author":"park","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Tech Dig Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073193"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239113"},{"key":"ref15","first-page":"470","article-title":"A 125MHz–BW 71.9dB-SNDR VCO-based CT \n$\\Delta\\Sigma$\n ADC with segmented phase-domain ELD compensation in 16nm CMOS","author":"huang","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","first-page":"1","article-title":"0.9V, 79.7dB SNDR, 2MHz-BW, highly linear OTA-less 1–1 MASH VCO-based \n$\\Delta\\Sigma$\n with a novel phase quantization noise extraction technique","author":"maghami","year":"2019","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref17","first-page":"1","article-title":"A 18.5-fJ\/step VCO-based 0–1 MASH \n$\\Delta\\Sigma$\n ADC with digital background calibration","author":"sanyal","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2615321"},{"key":"ref19","first-page":"270","article-title":"A 71dB SFDR open loop VCO-based ADC using 2-level PWM modulation","author":"rao","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870372"},{"key":"ref4","first-page":"270","article-title":"A 1.5-GHz 63dB SNR 20mW direct RF sampling bandpass VCO-based ADC in 65nm CMOS","author":"yoon","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref27","author":"murmann","year":"2018","journal-title":"ADC Performance Survey 1997-2018"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/82.775391"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658552"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063129"},{"key":"ref5","first-page":"68c","article-title":"A 4.1mW, 12-bit ENOB, 5MHz BW, VCO-based ADC with on-chip deterministic digital background calibration in 90nm CMOS","author":"rao","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908599"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2892426"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/TCSI.2009.2018928","article-title":"Analysis and design of voltage-controlled oscillator based analog-to-digital converter","volume":"57","author":"kim","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942022"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537342"},{"key":"ref20","first-page":"1215","article-title":"Design of an intrinsically-linear double-VCO-based ADC with 2nd-order noise shaping","author":"gao","year":"2012","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662412"},{"key":"ref21","first-page":"116","article-title":"A 0.03mm2, 40nm CMOS 1.5GS\/s all-digital complementary PWM-GRO","author":"prefasi","year":"2014","journal-title":"Proc IEEE Int Conf Electronics Circuits Syst (ICECS)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925823"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2911874"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/el:19990028"},{"key":"ref25","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18ps setup+hold time","author":"schinkel","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/4359912\/08946584.pdf?arnumber=8946584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:37:31Z","timestamp":1651066651000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8946584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2959484","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}