{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T18:52:42Z","timestamp":1773773562034,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/jssc.2019.2959513","type":"journal-article","created":{"date-parts":[[2020,1,10]],"date-time":"2020-01-10T21:06:56Z","timestamp":1578690416000},"page":"536-546","source":"Crossref","is-referenced-by-count":65,"title":["An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2712-7998","authenticated-orcid":false,"given":"Dongyi","family":"Liao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4418-5612","authenticated-orcid":false,"given":"Yucai","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1691-6649","authenticated-orcid":false,"given":"Fa Foster","family":"Dai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenqi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanjie","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780204"},{"key":"ref12","first-page":"268","article-title":"A 30 GHz digital sub-sampling fractional-N PLL with 198fsrms Jitter in 65 nm LP CMOS","author":"grimaldi","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2539344"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2017.7969029"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2874013"},{"key":"ref16","first-page":"1","article-title":"A 0.008 mm2 2.4 GHz type-I sub-sampling ring-oscillator-based phase-locked loop with a ?239.7 dB FoM and ?64dBc reference spurs","author":"nagam","year":"2018","journal-title":"Proc IEEE CICC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2002547"},{"key":"ref18","author":"rogers","year":"2006","journal-title":"Integrated Circuit Design for High-Speed Frequency Synthesis"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/el.2017.2238"},{"key":"ref28","first-page":"81","article-title":"A 9.3 MHz to 5.7 GHz tunable LC-based VCO using a divide-by-N injection-locked frequency divider","author":"hara","year":"2009","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref27","first-page":"4","article-title":"A compact ultra-wide-band frequency divider with a locking range of 12–61 GHz with 0 dBm of input power","author":"mostajeran","year":"2017","journal-title":"IEEE MTT-S Int Microw Symp Dig"},{"key":"ref3","first-page":"366","article-title":"A ?31 dBc integrated-phase-noise 29 GHz fractional-N frequency synthesizer supporting multiple frequency bands for backward-compatible 5G using a frequency doubler and injection-locked frequency multipliers","author":"yoon","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2791486"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889690"},{"key":"ref8","first-page":"50","article-title":"A mixed-mode injection frequency-locked loop for self-calibration of injection locking range and phase noise in \n$0.13~\\mu\\text{m}$\n CMOS","author":"shin","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2320952"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2647698"},{"key":"ref9","first-page":"324","article-title":"A PVT-robust ?39 dBc 1kHz-to-100 MHz integrated-phase-noise 29 GHz injection-locked frequency multiplier with a 600 W frequency-tracking loop using the averages of phase deviations for mm-band 5G transceivers","author":"yoo","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820149"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831596"},{"key":"ref22","first-page":"31","article-title":"A 40 GHz PLL with ?92.5 dBc\/Hz in-band phase noise and 104fs-RMS-jitter","author":"chen","year":"2017","journal-title":"Proc IEEE RFIC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2529004"},{"key":"ref24","first-page":"270","article-title":"A 25.4-to-29.5 GHz 10.2 mW isolated sub-sampling PLL achieving ?252.9 dB jitter-power FoM and ?63 dBc reference spur","author":"yang","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2017.2699671"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258793"},{"key":"ref25","first-page":"326","article-title":"A 50-to-66 GHz 65 nm CMOS all-digital fractional-N PLL with 220fsrms jitter","author":"hussein","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9011683\/08955789.pdf?arnumber=8955789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:37:30Z","timestamp":1651066650000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8955789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":28,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2959513","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}