{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T16:20:31Z","timestamp":1776183631836,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Nokia Bell Labs Antwerp Belgium"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/jssc.2019.2960476","type":"journal-article","created":{"date-parts":[[2020,1,7]],"date-time":"2020-01-07T21:05:22Z","timestamp":1578431122000},"page":"1-12","source":"Crossref","is-referenced-by-count":72,"title":["A 5-GS\/s 158.6-mW 9.4-ENOB Passive-Sampling Time-Interleaved Three-Stage Pipelined-SAR ADC With Analog-Digital Corrections in 28-nm CMOS"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2902-1190","authenticated-orcid":false,"given":"Athanasios T.","family":"Ramkaj","sequence":"first","affiliation":[]},{"given":"Juan C.","family":"Pena Ramos","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2747-1190","authenticated-orcid":false,"given":"Marcel J. M.","family":"Pelgrom","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6398-8325","authenticated-orcid":false,"given":"Michiel S. J.","family":"Steyaert","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3495-9263","authenticated-orcid":false,"given":"Marian","family":"Verhelst","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3689-6051","authenticated-orcid":false,"given":"Filip","family":"Tavernier","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","author":"murmann","year":"2019","journal-title":"ADC performance survey 1997–2019"},{"key":"ref31","author":"astgimath","year":"2012","journal-title":"A Low-Noise Low-Power Dynamic Amplifier With Common Mode Detect and a Low-Power Low-Noise Comparator for Pipelined SAR-ADC"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361774"},{"key":"ref10","first-page":"276","article-title":"A 13 b 4 GS\/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC","author":"vaz","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"99","article-title":"A 13 bit 5 GS\/s ADC with time-interleaved chopping calibration in 16 nm FinFET","author":"vaz","year":"2018","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2808244"},{"key":"ref13","first-page":"62","article-title":"A 5 GS\/s 158.6 mW 12 b passive-sampling \n$8\\times$\n-interleaved hybrid ADC with 9.4 ENOB and 160.5 dB FoMS in 28 nm CMOS","author":"ramkaj","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164961"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239005"},{"key":"ref16","first-page":"468","article-title":"A 10 b 2.6 GS\/s time-interleaved SAR ADC with background timing-skew calibration","author":"lin","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2016.7452269"},{"key":"ref18","first-page":"92c","article-title":"A 5.4 GS\/s 12 b 500 mW pipeline ADC in 28 nm CMOS","author":"wu","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref19","author":"minabi","year":"2017","journal-title":"Optimum Interleaver Architecture for High Speed High Resolution Time-Interleaved ADCs"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937491"},{"key":"ref4","first-page":"1","article-title":"A 5 GS\/s 150 mW 10 b SHA-less pipelined\/SAR hybrid ADC in 28 nm CMOS","author":"brandolini","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757481"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418108"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217873"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2004.834046"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573537"},{"key":"ref7","first-page":"466","article-title":"A 4 GS\/s 13 b pipelined ADC with capacitor and amplifier sharing in 16 nm CMOS","author":"wu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","first-page":"464","article-title":"An 11 b 3.6 GS\/s time-interleaved SAR ADC in 65 nm CMOS","author":"janssen","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2747758"},{"key":"ref1","first-page":"466","article-title":"A 14 b 2.5 GS\/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction","author":"setterberg","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052447"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2747758"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822823"},{"key":"ref24","first-page":"284","article-title":"An 8 GS\/s time-interleaved SAR ADC with unresolved decision detection achieving 58 dBFS noise and 4 GHz bandwidth in 28 nm CMOS","author":"keane","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757480"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108133"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/4359912\/08951264.pdf?arnumber=8951264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:37:31Z","timestamp":1651066651000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8951264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2960476","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}