{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T16:27:42Z","timestamp":1779294462281,"version":"3.51.4"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/jssc.2019.2960482","type":"journal-article","created":{"date-parts":[[2020,1,8]],"date-time":"2020-01-08T21:16:54Z","timestamp":1578518214000},"page":"945-955","source":"Crossref","is-referenced-by-count":25,"title":["A 4900-$\\mu$ m<sup>2<\/sup> 839-Mb\/s Side-Channel Attack- Resistant AES-128 in 14-nm CMOS With Heterogeneous Sboxes, Linear Masked MixColumns, and Dual-Rail Key Addition"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7399-1886","authenticated-orcid":false,"given":"Raghavan","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vikram","family":"Suresh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Monodeep","family":"Kar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3511-3526","authenticated-orcid":false,"given":"Sudhir","family":"Satpathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark A.","family":"Anders","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4220-3346","authenticated-orcid":false,"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4813-3844","authenticated-orcid":false,"given":"Gregory K.","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram K.","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5207-1079","authenticated-orcid":false,"given":"Vivek","family":"De","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1344-7533","authenticated-orcid":false,"given":"Sanu K.","family":"Mathew","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456932"},{"key":"ref11","first-page":"232","article-title":"Three-phase dual-rail pre-charge logic","author":"bucci","year":"2006","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746316"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870913"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034081"},{"key":"ref15","first-page":"33","article-title":"Generic side-channel countermeasures for reconfigurable devices","author":"g\u00fcneysu","year":"2011","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822691"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875112"},{"key":"ref18","first-page":"1","article-title":"Role of power grid in side channel attack and power-grid-aware secure design","author":"xinmu","year":"2013","journal-title":"Proc of the 50th Annual Design Automation Conf ACM"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108131"},{"key":"ref4","first-page":"789","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Advances in Cryptology"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.10"},{"key":"ref6","first-page":"446","article-title":"A very compact &#x2018;perfectly masked&#x2019; S-box for AES","author":"canright","year":"2008","journal-title":"Applied Cryptography and Network Security"},{"key":"ref5","first-page":"1","article-title":"A testing methodology for side-channel resistance validation","author":"goodwill","year":"2011","journal-title":"NIST Non-invasive Attack Testing Workshop"},{"key":"ref8","first-page":"413","article-title":"Provably secure higher-order masking of AES","author":"rivain","year":"2010","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref7","first-page":"198","article-title":"Multiplicative masking and power analysis of AES","author":"golic","year":"2002","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref2","first-page":"152","article-title":"A multi-format Blu-ray player SoC in 90nm CMOS","author":"ju","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","first-page":"108","article-title":"An 8-core 64-thread 64b power-efficient SPARC SoC","author":"nawathe","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176671"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384039"},{"key":"ref22","first-page":"3.7.1","article-title":"A 14 nm logic technology featuring \n$2^{nd}$\n-generation FinFET, air-gapped interconnects, self-aligned double patterning and a \n$0.0588~\\mu\\text{m}^{2}$\n SRAM cell size","author":"natarajan","year":"2014","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref21","first-page":"234c","article-title":"A \n$4900\\times\\text{m}^{2}\\,\\,839$\nMbps side-channel attack resistant AES-128 in 14 nm CMOS with heterogeneous Sboxes, linear masked mixcolumns and dual-rail key addition","author":"kumar","year":"2019","journal-title":"Proc Symp VLSI Circuits"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9048008\/08952789.pdf?arnumber=8952789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:35:53Z","timestamp":1651066553000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8952789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":22,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2960482","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4]]}}}