{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T14:59:40Z","timestamp":1773413980196,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"U.S. Government through the DARPA CRAFT Program"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/jssc.2019.2960488","type":"journal-article","created":{"date-parts":[[2020,1,14]],"date-time":"2020-01-14T21:16:17Z","timestamp":1579036577000},"page":"920-932","source":"Crossref","is-referenced-by-count":106,"title":["A 0.32\u2013128 TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Inference Accelerator With Ground-Referenced Signaling in 16 nm"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9997-3141","authenticated-orcid":false,"given":"Brian","family":"Zimmer","sequence":"first","affiliation":[]},{"given":"Rangharajan","family":"Venkatesan","sequence":"additional","affiliation":[]},{"given":"Yakun Sophia","family":"Shao","sequence":"additional","affiliation":[]},{"given":"Jason","family":"Clemons","sequence":"additional","affiliation":[]},{"given":"Matthew","family":"Fojtik","sequence":"additional","affiliation":[]},{"given":"Nan","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Ben","family":"Keller","sequence":"additional","affiliation":[]},{"given":"Alicia","family":"Klinefelter","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6159-8964","authenticated-orcid":false,"given":"Nathaniel","family":"Pinckney","sequence":"additional","affiliation":[]},{"given":"Priyanka","family":"Raina","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2166-1452","authenticated-orcid":false,"given":"Stephen G.","family":"Tell","sequence":"additional","affiliation":[]},{"given":"Yanqing","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"William J.","family":"Dally","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3459-5466","authenticated-orcid":false,"given":"Joel S.","family":"Emer","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5137-5617","authenticated-orcid":false,"given":"C. Thomas","family":"Gray","sequence":"additional","affiliation":[]},{"given":"Stephen W.","family":"Keckler","sequence":"additional","affiliation":[]},{"given":"Brucek","family":"Khailany","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref13","author":"saban","year":"2012","journal-title":"Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity Bandwidth and Power Efficiency"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310173"},{"key":"ref15","year":"2017","journal-title":"AMBA AXI and ACE Protocol Specification AXI3 AXI4 AXI5 ACE and ACE5"},{"key":"ref16","article-title":"MAGNet: A modular accelerator generator for neural networks","author":"venkatesan","year":"2019","journal-title":"Proc Int Conf Comput Aided Design (ICCAD)"},{"key":"ref17","article-title":"The rocket chip generator","author":"asanovic","year":"2016"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358302"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/71.744844"},{"key":"ref4","first-page":"833","article-title":"Encoder-decoder with atrous separable convolution for semantic image segmentation","author":"chen","year":"2018","journal-title":"Proc 15th Eur Conf"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2019.00012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref6","first-page":"130","article-title":"An 11.5TOPS\/W 1024-MAC butterfly structure dual-core sparsity-aware neural processing unit in 8 nm flagship mobile SoC","author":"song","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","article-title":"End to end learning for self-driving cars","author":"bojarski","year":"2016","journal-title":"arXiv 1604 07316 [cs]"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502404"},{"key":"ref7","first-page":"246","article-title":"Envision: A 0.26-to-10TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28 nm FDSOI","author":"moons","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","volume":"1","author":"krizhevsky","year":"2012","journal-title":"Proc 25th Int Conf Neural Inf Process Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.308"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875092"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465897"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778056"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145725"},{"key":"ref23","year":"2019","journal-title":"MATCH"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.9"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810667"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9048008\/08959403.pdf?arnumber=8959403","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:35:53Z","timestamp":1651066553000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8959403\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":27,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2960488","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4]]}}}