{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:26:34Z","timestamp":1781886394697,"version":"3.54.5"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"ROHM Company Ltd."},{"name":"Kitakyushu Foundation for the Advancement of Industry Science and Technology FAIS"},{"name":"VLSI Design and Education Center VDEC The University of Tokyo in collaboration with Cadence Design Systems Inc. and Mentor Graphics Inc."}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/jssc.2019.2963002","type":"journal-article","created":{"date-parts":[[2020,1,14]],"date-time":"2020-01-14T22:54:48Z","timestamp":1579042488000},"page":"1-14","source":"Crossref","is-referenced-by-count":65,"title":["A 373-F\u00b2 0.21%-Native-BER EE SRAM Physically Unclonable Function With 2-D Power-Gated Bit Cells and VSS Bias-Based Dark-Bit Detection"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9328-7076","authenticated-orcid":false,"given":"Kunyang","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yue","family":"Min","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hanfeng","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hirofumi","family":"Shinohara","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","year":"2018","journal-title":"Download Documentation and Software"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341361"},{"key":"ref31","first-page":"1","article-title":"Measurement of mismatch factor and noise of SRAM PUF using small bias voltage","author":"cui","year":"2017","journal-title":"Proc IEEE Int Conf Microelectron Test Structures (ICMTS)"},{"key":"ref30","first-page":"237","article-title":"Modeling attacks on physical unclonable functions","author":"r\u00fchrmair","year":"2010","journal-title":"Proc 17th ACM Conf Comput Commun Secur (CCS)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870303"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579315"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_29"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865584"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579252"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2920714"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2013.19"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581562"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2015.2512534"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1004593"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310218"},{"key":"ref4","first-page":"372","article-title":"IC identification circuit using device mismatch","author":"lofstrom","year":"2002","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","first-page":"158","article-title":"Physically unclonable function for secure key generation with a key error rate of 2E-38 in 45 nm smart-card chip","author":"karpinskyy","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2017.69"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310219"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"2026","DOI":"10.1126\/science.1074376","article-title":"Physical one-way functions","volume":"297","author":"pappu","year":"2002","journal-title":"Science"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.4241357"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-5040-5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2017.2713305"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2017.7939688"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2745799"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910961"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757433"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636859"},{"key":"ref23","first-page":"239","article-title":"13fJ\/bit probing-resilient 250 K PUF array with soft darkbit masking for 1.94% bit-error in 22 nm tri-gate CMOS","author":"satpathy","year":"2014","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"763","DOI":"10.1109\/JSSC.2015.2506641","article-title":"Static physically unclonable functions for secure chip identification with 1.9–5.8% native bit instability at 0.6–1 V and 15 fJ\/bit in 65 nm","volume":"51","author":"alvarez","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref25","first-page":"200","article-title":"A 10 nm 32 Kb low-voltage logic-compatible anti-fuse one-time-programmable memory with anti-tampering sensing scheme","author":"chou","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/4359912\/08957039.pdf?arnumber=8957039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:37:31Z","timestamp":1651066651000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8957039\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2963002","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}