{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T03:59:51Z","timestamp":1769831991676,"version":"3.49.0"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"DARPA","doi-asserted-by":"publisher","award":["HR0011-17-2-0018"],"award-info":[{"award-number":["HR0011-17-2-0018"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008982","name":"NSF","doi-asserted-by":"publisher","award":["GRFP DGE 1256260"],"award-info":[{"award-number":["GRFP DGE 1256260"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/jssc.2019.2963591","type":"journal-article","created":{"date-parts":[[2020,1,15]],"date-time":"2020-01-15T21:32:16Z","timestamp":1579123936000},"page":"1709-1718","source":"Crossref","is-referenced-by-count":25,"title":["A 1.87-mm<sup>2<\/sup> 56.9-GOPS Accelerator for Solving Partial Differential Equations"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3168-9122","authenticated-orcid":false,"given":"Thomas","family":"Chen","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0670-7405","authenticated-orcid":false,"given":"Jacob","family":"Botimer","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7033-336X","authenticated-orcid":false,"given":"Teyuh","family":"Chou","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5963-9018","authenticated-orcid":false,"given":"Zhengya","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780234"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373516"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/882262.882269"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898718003"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1137\/16M1084705"},{"key":"ref16","author":"young","year":"2014","journal-title":"Iterative Solution of Large Linear Systems"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672032"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858618"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080252"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2543729"},{"key":"ref8","first-page":"490","article-title":"A 42pJ\/decision 3.12 TOPS\/W robust in-memory machine learning classifier with on-chip training","author":"gonugondla","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","article-title":"A 481pJ\/decision 3.4M decision\/s multifunctional deep in-memory inference processor using standard 6T SRAM array","author":"kang","year":"2016","journal-title":"arXiv 1610 07501"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.56"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-05156-2"},{"key":"ref9","first-page":"496","article-title":"A 65 nm 4 Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS\/W fully parallel product-sum operation for binary dnn edge processors","author":"khwa","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/9102326\/8960378-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9102326\/08960378.pdf?arnumber=8960378","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:37:31Z","timestamp":1651066651000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8960378\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":17,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2019.2963591","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}