{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,21]],"date-time":"2026-08-21T12:11:21Z","timestamp":1787314281545,"version":"build-2736575974"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61974046"],"award-info":[{"award-number":["61974046"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Provincial Key Research and Development Program of Guangdong","award":["2019B010140002"],"award-info":[{"award-number":["2019B010140002"]}]},{"name":"International Science and Technology Cooperation Program of Guangzhou","award":["201807010065"],"award-info":[{"award-number":["201807010065"]}]},{"name":"Science and Technology Program of Guangzhou","award":["201802010053"],"award-info":[{"award-number":["201802010053"]}]},{"name":"Research Committee of University of Macau","award":["MYRG2017-00037-AMSV"],"award-info":[{"award-number":["MYRG2017-00037-AMSV"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/jssc.2020.2967540","type":"journal-article","created":{"date-parts":[[2020,2,3]],"date-time":"2020-02-03T20:02:19Z","timestamp":1580760139000},"page":"1-14","source":"Crossref","is-referenced-by-count":32,"title":["An Analog-Proportional Digital-Integral Multiloop Digital LDO With PSR Improvement and LCO Reduction"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0497-194X","authenticated-orcid":false,"given":"Mo","family":"Huang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9273-7576","authenticated-orcid":false,"given":"Yan","family":"Lu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053859"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842831"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2917558"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2766215"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2834899"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237991"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2709311"},{"key":"ref15","first-page":"230","article-title":"14.5 A 0.6-to-1.1 V computationally regulated digital LDO with 2.79-cycle mean settling time and autonomous runtime gain tracking in 65 nm CMOS","author":"sun","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","first-page":"124c","article-title":"A variation-adaptive integrated computational digital LDO in 22 nm CMOS with fast transient response","author":"ahmed","year":"2019","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2751512"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417950"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870401"},{"key":"ref28","first-page":"312","article-title":"A sub-1.55 mV-accuracy 36.9 ps-FOM digital-low-dropout regulator employing switched-capacitor resistance","author":"salem","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2289897"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780307"},{"key":"ref3","first-page":"98","article-title":"5.6 A \n$0.13~\\mu\\text{m}$\n fully digital low-dropout regulator with adaptive control and reduced dynamic stability for ultra-wide dynamic range","author":"nasir","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2837044"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2018.2876138"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2380644"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530094"},{"key":"ref7","first-page":"1","article-title":"0.5-V input digital LDO with 98.7% current efficiency and 2.7-\n$\\mu\\text{A}$\n quiescent current in 65 nm CMOS","author":"okuma","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875097"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2614308"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/JSSC.2015.2457920","article-title":"Enabling wide autonomous DVFS in a 22 nm graphics execution core using a digitally controlled fully integrated voltage regulator","volume":"51","author":"kim","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2767183"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870558"},{"key":"ref21","first-page":"306","article-title":"A 0.4 V 430 nA quiescent current NMOS digital LDO with NAND-based analog-assisted loop in 28 nm CMOS","author":"ma","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780214"},{"key":"ref23","first-page":"234","article-title":"14.7 a modular hybrid LDO with fast load-transient response and programmable PSRR in 14 nm CMOS featuring dynamic clamp tuning and time-constant compensation","author":"liu","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2534778"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870399"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/4359912\/08978580.pdf?arnumber=8978580","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T09:37:31Z","timestamp":1651052251000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8978580\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.2967540","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}