{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T08:45:02Z","timestamp":1769762702936,"version":"3.49.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100005144","name":"Qualcomm Inc. through the Qualcomm Innovation Fellowship","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100008873","name":"Catalyst Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008873","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008982","name":"NSF","doi-asserted-by":"publisher","award":["1453142"],"award-info":[{"award-number":["1453142"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","award":["13289-13-6"],"award-info":[{"award-number":["13289-13-6"]}],"id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/jssc.2020.2978137","type":"journal-article","created":{"date-parts":[[2020,3,12]],"date-time":"2020-03-12T20:34:42Z","timestamp":1584045282000},"page":"2270-2284","source":"Crossref","is-referenced-by-count":20,"title":["Catena: A Near-Threshold, Sub-0.4-mW, 16-Core Programmable Spatial Array Accelerator for the Ultralow-Power Mobile and Embedded Internet of Things"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3023-7191","authenticated-orcid":false,"given":"Joao P.","family":"Cerqueira","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6866-8328","authenticated-orcid":false,"given":"Thomas J.","family":"Repetti","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Pu","sequence":"additional","affiliation":[]},{"given":"Shivam","family":"Priyadarshi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6243-5753","authenticated-orcid":false,"given":"Martha A.","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9722-0979","authenticated-orcid":false,"given":"Mingoo","family":"Seok","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2576280"},{"key":"ref11","first-page":"400","article-title":"Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: An alternative to clock-gating scheme in leakage dominant era","volume":"1","author":"min","year":"2003","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358743"},{"key":"ref13","year":"2019","journal-title":"Zynq-7000 Boards Kits and Modules"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.192"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2222814"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920320"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169311"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2017.8094522"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2841824"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485935"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2910792"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8777987"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124551"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.14"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref7","first-page":"166","article-title":"A 0.9V 150MHz 10mW 4 mm 2 2-D Discrete Cosine Transform Core Processor with Variable-Threshold-Voltage Scheme","author":"kuroda","year":"1996","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272565"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"430","DOI":"10.1109\/TVLSI.2006.874378","article-title":"Leakage-suppressed clock-gating circuit with Zigzag Super Cut-off CMOS (ZSCCMOS) for leakage-dominant sub-70-nm and sub-1-V-V $\\mu$\nDD\/LSIs","volume":"14","author":"min","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2638459"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.766723"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937503"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/92.988724"},{"key":"ref24","first-page":"657","article-title":"A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 cu interconnect layers, low-k ILD and 0.57 \/spl mu\/m2 SRAM cell","author":"bai","year":"2004","journal-title":"IEDM Tech Dig"},{"key":"ref23","first-page":"665","article-title":"A 65 nm CMOS technology for mobile and digital signal processing applications","author":"chatterjee","year":"2004","journal-title":"IEDM Tech Dig"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063027"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419254"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/9146394\/9034145-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9146394\/09034145.pdf?arnumber=9034145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:39:31Z","timestamp":1651066771000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9034145\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":28,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.2978137","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,8]]}}}