{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T16:29:51Z","timestamp":1775838591559,"version":"3.50.1"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100009105","name":"Ministry of Internal Affairs and Communications, Strategic Information and Communications R&D Promotion Program","doi-asserted-by":"publisher","award":["175003017"],"award-info":[{"award-number":["175003017"]}],"id":[{"id":"10.13039\/501100009105","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Support for Tokyo Tech Advanced Researchers"},{"DOI":"10.13039\/100006422","name":"VLSI Design and Education Center in collaboration with Cadence Design Systems, Inc., Mentor Graphics, Inc., and Keysight Technologies Japan, Ltd.","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006422","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/jssc.2020.2980509","type":"journal-article","created":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T21:02:47Z","timestamp":1585774967000},"page":"1249-1269","source":"Crossref","is-referenced-by-count":217,"title":["A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7773-1619","authenticated-orcid":false,"given":"Yun","family":"Wang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7804-7691","authenticated-orcid":false,"given":"Rui","family":"Wu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6278-6294","authenticated-orcid":false,"given":"Jian","family":"Pang","sequence":"additional","affiliation":[]},{"given":"Dongwon","family":"You","sequence":"additional","affiliation":[]},{"given":"Ashbir Aviat","family":"Fadila","sequence":"additional","affiliation":[]},{"given":"Rattanan","family":"Saengchan","sequence":"additional","affiliation":[]},{"given":"Xi","family":"Fu","sequence":"additional","affiliation":[]},{"given":"Daiki","family":"Matsumoto","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"Ryo","family":"Kubozoe","sequence":"additional","affiliation":[]},{"given":"Masaru","family":"Kawabuchi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3535-2407","authenticated-orcid":false,"given":"Bangan","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3413-8249","authenticated-orcid":false,"given":"Haosheng","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Junjun","family":"Qiu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0420-4284","authenticated-orcid":false,"given":"Hanli","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9060-0119","authenticated-orcid":false,"given":"Naoki","family":"Oshima","sequence":"additional","affiliation":[]},{"given":"Keiichi","family":"Motoi","sequence":"additional","affiliation":[]},{"given":"Shinichi","family":"Hori","sequence":"additional","affiliation":[]},{"given":"Kazuaki","family":"Kunihiro","sequence":"additional","affiliation":[]},{"given":"Tomoya","family":"Kaneko","sequence":"additional","affiliation":[]},{"given":"Atsushi","family":"Shirane","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1082-7672","authenticated-orcid":false,"given":"Kenichi","family":"Okada","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2612232"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2013.2243749"},{"key":"ref33","first-page":"344","article-title":"A 28 GHz CMOS phased-array beamformer utilizing neutralized bi-directional technique supporting dual-polarized MIMO for 5G NR","author":"pang","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899734"},{"key":"ref31","first-page":"66","article-title":"A 60 GHz 144-element phased-array transceiver with 51dBm maximum EIRP and +?60° beam steering for backhaul application","author":"sowlati","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310188"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2013.2280191"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2018.2854174"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2019.2906602"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2019.8701767"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2013.2271119"},{"key":"ref27","first-page":"124","article-title":"A fully integrated 24 GHz 4-channel phased-array transceiver in 0.13 \n$\\mu\\text{m}$\n CMOS based on a variable-phase ring oscillator and PLL architecture","author":"krishnaswamy","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822676"},{"key":"ref2","year":"2017","journal-title":"Requirements Evaluation Criteria and Submission Templates for the Development of IMT-2020"},{"key":"ref1","year":"2018","journal-title":"Report of 3GPP TSG RAN Meeting"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884817"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2012.2184130"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2791481"},{"key":"ref24","first-page":"69","article-title":"A 28 GHz CMOS direct conversion transceiver with packaged antenna arrays for 5G cellular system","author":"kim","year":"2017","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2623948"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2176508"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2766211"},{"key":"ref50","first-page":"721","article-title":"A 5 GHz resistive-feedback CMOS LNA for low-cost multi-standard applications","author":"zhan","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2017.2690841"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758627"},{"key":"ref10","first-page":"234","article-title":"A 50 mW-TX 65 mW-RX 60 GHz 4-element phased-array transceiver with integrated antennas in 65nm CMOS","author":"kong","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310190"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/LAWP.2008.920849"},{"key":"ref12","first-page":"168","article-title":"A 120 Gb\/s 16 QAM CMOS millimeter-wave wireless transceiver","author":"tokgoz","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2740264"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889695"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218066"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836339"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2004.841218"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848143"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884811"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2356462"},{"key":"ref3","year":"2018","journal-title":"Study on Scenarios and Requirements for Next Generation Access Technologies"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216694"},{"key":"ref5","first-page":"166","article-title":"A 27.8 Gb\/s 11.5pJ\/b 60 GHz transceiver in 28 nm CMOS with polarization MIMO","author":"daneshgar","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034806"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757464"},{"key":"ref49","year":"2017","journal-title":"mmW Measurement Topics for Further Investigation"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746266"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.431"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2166184"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2013.2252914"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E98.C.35"},{"key":"ref42","first-page":"64","article-title":"Architectures and Technologies for the 5G mm-Wave radio","author":"cameron","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref41","first-page":"279","article-title":"A 39 GHz 64-element phased-array CMOS transceiver with built-in calibration for large-array 5G NR","author":"wang","year":"2019","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2886338"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2019.8701072"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9076749\/09052488.pdf?arnumber=9052488","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:29:20Z","timestamp":1642004960000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9052488\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":52,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.2980509","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}