{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T16:46:34Z","timestamp":1772642794057,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,8,1]],"date-time":"2020-08-01T00:00:00Z","timestamp":1596240000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,8]]},"DOI":"10.1109\/jssc.2020.2987690","type":"journal-article","created":{"date-parts":[[2020,4,29]],"date-time":"2020-04-29T21:10:21Z","timestamp":1588194621000},"page":"2186-2195","source":"Crossref","is-referenced-by-count":54,"title":["A 0.1-pJ\/b\/dB 1.62-to-10.8-Gb\/s Video Interface Receiver With Jointly Adaptive CTLE and DFE Using Biased Data-Level Reference"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0548-3836","authenticated-orcid":false,"given":"Jinhyung","family":"Lee","sequence":"first","affiliation":[]},{"given":"Kwangho","family":"Lee","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7176-576X","authenticated-orcid":false,"given":"Hyojun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Byungmin","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4727-9868","authenticated-orcid":false,"given":"Kwanseo","family":"Park","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0436-703X","authenticated-orcid":false,"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2936768"},{"key":"ref32","first-page":"201","article-title":"A $2\\times$\nblind oversampling FSE receiver with combined adaptive equalization and infinite-range timing recovery","author":"son","year":"2018","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475122"},{"key":"ref30","author":"razavi","year":"2002","journal-title":"Design of Integrated Circuits for Optical Communications"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1975.1092854"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031021"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077050"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1109\/TCSII.2010.2040309","article-title":"A data-pattern-tolerant adaptive equalizer using the spectrum balancing method","volume":"57","author":"joo","year":"2010","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880629"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822774"},{"key":"ref17","first-page":"368","article-title":"A 78 mW 11.1Gb\/s 5-tap DFE receiver with digitally calibrated current-integrating summers in 65 nm CMOS","author":"bulzacchelli","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2675923"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2418579"},{"key":"ref28","year":"2018","journal-title":"Display Port Standard Version 1"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"2858","DOI":"10.1109\/TCSI.2012.2206456","article-title":"A 5.4\/2.7\/1.62-Gb\/s receiver for DisplayPort version 1.2 with multi-rate operation scheme","volume":"59","author":"lee","year":"2012","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2747148"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2695612"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845563"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2130546"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856577"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2530680"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373377"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215779"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2614349"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001871"},{"key":"ref21","first-page":"482","article-title":"30.5 a 1.41 pJ\/b 56 Gb\/s PAM-4 wireline receiver employing enhanced pattern utilization CDR and genetic adaptation algorithms in 7nm CMOS","author":"shahramian","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","first-page":"198c","article-title":"A 0.1 pJ\/b\/dB 1.62-to-10.8 Gb\/s video interface receiver with fully adaptive equalization using un-even data level","author":"lee","year":"2019","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274904"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2846677"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026623"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9146394\/09082099.pdf?arnumber=9082099","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:39:40Z","timestamp":1651066780000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9082099\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8]]},"references-count":33,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.2987690","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,8]]}}}