{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T08:42:01Z","timestamp":1777106521975,"version":"3.51.4"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"JST CREST, Japan","award":["JPMJCR1532"],"award-info":[{"award-number":["JPMJCR1532"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/jssc.2020.2992904","type":"journal-article","created":{"date-parts":[[2020,6,29]],"date-time":"2020-06-29T22:02:48Z","timestamp":1593468168000},"page":"2802-2809","source":"Crossref","is-referenced-by-count":8,"title":["Privacy Protection NAND Flash System With Flexible Data-Lifetime Control by In-3-D Vertical Cell Processing"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4960-9138","authenticated-orcid":false,"given":"Shun","family":"Suzuki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"Aihara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757458"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2697000"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2012.04.013"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223670"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268420"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"552","DOI":"10.1109\/IEDM.1987.191485","article-title":"new ultra high density eprom and flash eeprom with nand structure cell","author":"masuoka","year":"1987","journal-title":"1987 International Electron Devices Meeting"},{"key":"ref16","first-page":"129","article-title":"A NAND structured cell with a new programming technology for highly reliable 5 V-only flash EEPROM","author":"masuoka","year":"1990","journal-title":"IEEE Symp VLSI Tech Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2000.843915"},{"key":"ref18","first-page":"5.1.1","article-title":"A highly manufacturable integration technology for 27 nm 2 and 3bit\/cell NAND flash memory","author":"lee","year":"2010","journal-title":"IEDM Tech Dig"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2014.6931583"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2018.8622621"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/BigDataCongress.2016.53"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231351"},{"key":"ref5","first-page":"43","year":"2016","journal-title":"REGULATION (EU) 2016\/679 OF THE EUROPEAN PARLIAMENT AND OF THE COUNCIL"},{"key":"ref8","first-page":"191","article-title":"Health insurance portability and accountability act of 1996","volume":"104","year":"1996","journal-title":"Public Law"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2016.7495286"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NGCT.2015.7375094"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SRDSW49218.2019.00011"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418970"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1952.273898"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357064"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9204868\/09127818.pdf?arnumber=9127818","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:37:45Z","timestamp":1651066665000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9127818\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":21,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.2992904","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}