{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:59:16Z","timestamp":1773842356496,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology (MOST) of Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/jssc.2020.3005754","type":"journal-article","created":{"date-parts":[[2020,7,14]],"date-time":"2020-07-14T20:58:02Z","timestamp":1594760282000},"page":"2790-2801","source":"Crossref","is-referenced-by-count":83,"title":["A 4-Kb 1-to-8-bit Configurable 6T SRAM-Based Computation-in-Memory Unit-Macro for CNN-Based AI Edge Processors"],"prefix":"10.1109","volume":"55","author":[{"given":"Yen-Cheng","family":"Chiu","sequence":"first","affiliation":[]},{"given":"Zhixiao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Jia-Jing","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4993-0087","authenticated-orcid":false,"given":"Xin","family":"Si","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2678-4416","authenticated-orcid":false,"given":"Ruhui","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Yung-Ning","family":"Tu","sequence":"additional","affiliation":[]},{"given":"Jian-Wei","family":"Su","sequence":"additional","affiliation":[]},{"given":"Wei-Hsing","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Jing-Hong","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Wei-Chen","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Je-Min","family":"Hung","sequence":"additional","affiliation":[]},{"given":"Shyh-Shyuan","family":"Sheu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7566-8185","authenticated-orcid":false,"given":"Sih-Han","family":"Li","sequence":"additional","affiliation":[]},{"given":"Chih-I","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Ren-Shuo","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4070-5059","authenticated-orcid":false,"given":"Chih-Cheng","family":"Hsieh","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9689-1236","authenticated-orcid":false,"given":"Kea-Tiong","family":"Tang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","first-page":"314","article-title":"A 28 nm 256kb 6T-SRAM with 280 mV improvement in $\\text{V}_{MIN}$\n using a dual-split-control assist scheme","author":"chang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref30","first-page":"316","article-title":"A 20 nm 112Mb SRAM in high-$\\kappa$\n metal-gate with assist circuitry for low-leakage and low-$\\text{V}_{MIN}$\n applications","author":"chang","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref12","first-page":"160","article-title":"A 0.3 V VDDmin $4+2\\text{T}$\n SRAM for searching and in-memory computing using 55 nm DDC technology","author":"dong","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref17","first-page":"222","article-title":"An always-on $3.8~\\mu\\text{J}$\n\/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28 nm CMOS","author":"bankman","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2712626"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref28","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with 0.179 $\\mu\\text{m}^{2}$\n cell in 40 nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"216","article-title":"QUEST: A 7.49TOPS multi-purpose log-quantized DNN inference engine stacked on 96 MB 3D SRAM using inductive-coupling technology in 40 nm CMOS","author":"ueyoshi","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","first-page":"230","article-title":"A 4.6 GHz 162Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active $\\text{V}_{MIN}$\n-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","first-page":"490","article-title":"A 42pJ\/decision 3.12TOPS\/W robust in-memory machine learning classifier with on-chip training","author":"gonugondla","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","first-page":"494","article-title":"A 65 nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors","author":"chen","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","first-page":"232","article-title":"A 14 nm FinFET 128Mb 6T SRAM with $\\text{V}_{MIN}$\n-enhancement techniques for low-power applications","author":"song","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"983","DOI":"10.1109\/JSSC.2017.2778702","article-title":"BRein memory: A single-chip binary\/ternary reconfigurable in-memory deep neural network accelerator achieving 1.4 TOPS at 0.6 W","volume":"53","author":"motomura","year":"2018","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref7","first-page":"28.2.1","article-title":"A 16 Mb dual-mode ReRAM macro with sub-14ns computing-in-memory and memory functions enabled by self-write termination scheme","author":"chen","year":"2017","journal-title":"IEDM Tech Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref1","first-page":"496","article-title":"A 65 nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8TOPS\/W fully parallel product-sum operation for binary DNN edge processors","author":"khwa","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0288-0"},{"key":"ref22","first-page":"166","article-title":"Considerations of integrating computing-in-memory and processing-in-sensor into convolutional neural network accelerators for low-power edge devices","author":"tang","year":"2019","journal-title":"Proc Symp VLSI Technol"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776540"},{"key":"ref23","first-page":"314","article-title":"A 28 nm 256 kb 6T-SRAM with 280 mV improvement in $\\text{V}_{MIN}$\n using a dual-split-control assist scheme","author":"chang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref25","article-title":"Learning multiple layers of features from tiny images","author":"krizhevsky","year":"2009"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9204868\/09140004.pdf?arnumber=9140004","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:37:45Z","timestamp":1651066665000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9140004\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":31,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3005754","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}