{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T09:17:43Z","timestamp":1773825463793,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"Intel","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1054270"],"award-info":[{"award-number":["CCF-1054270"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/jssc.2020.3005763","type":"journal-article","created":{"date-parts":[[2020,7,20]],"date-time":"2020-07-20T21:35:31Z","timestamp":1595280931000},"page":"612-623","source":"Crossref","is-referenced-by-count":29,"title":["A Configurable Successive-Cancellation List Polar Decoder Using Split-Tree Architecture"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7500-5250","authenticated-orcid":false,"given":"Yaoyu","family":"Tao","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6934-6956","authenticated-orcid":false,"given":"Sung-Gun","family":"Cho","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5963-9018","authenticated-orcid":false,"given":"Zhengya","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2018.2839586"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2015.2486750"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2619324"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2017.2740204"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2019.2944738"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2018.2864580"},{"key":"ref16","first-page":"281","article-title":"A 655 Mbps successive-cancellation decoder for a 1024-bit polar code in 180 nm CMOS","author":"yoon","year":"2018","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2017.2745704"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISWCS.2018.8491225"},{"key":"ref19","article-title":"Parallel decoders of polar codes","author":"li","year":"2013","journal-title":"arXiv 1309 1026"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2012.111612.121898"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2012.090312.121501"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2359793"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2015.2439211"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2557806"},{"key":"ref7","first-page":"2378","article-title":"A high throughput list decoder architecture for polar codes","volume":"24","author":"lin","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2011.6033904"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2021379"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2018.2832207"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2942833"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2877140"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2925029"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2811378"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2879860"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/9338450\/9144240-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9338450\/09144240.pdf?arnumber=9144240","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:58Z","timestamp":1652194498000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9144240\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":24,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3005763","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}