{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T15:33:00Z","timestamp":1775143980212,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Research and Development Program in Key Areas of Guangdong Province","award":["2019B010116002"],"award-info":[{"award-number":["2019B010116002"]}]},{"DOI":"10.13039\/501100010428","name":"Hong Kong Innovation and Technology Fund","doi-asserted-by":"publisher","award":["GHP\/004\/18SZ"],"award-info":[{"award-number":["GHP\/004\/18SZ"]}],"id":[{"id":"10.13039\/501100010428","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Research Grant Council General Research Fund","award":["16200419"],"award-info":[{"award-number":["16200419"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/jssc.2020.3005780","type":"journal-article","created":{"date-parts":[[2020,7,10]],"date-time":"2020-07-10T20:31:48Z","timestamp":1594413108000},"page":"2734-2746","source":"Crossref","is-referenced-by-count":34,"title":["A 32-Gb\/s 0.46-pJ\/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Self-Biased PLL-Based Multiphase Clock Generator"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9009-9045","authenticated-orcid":false,"given":"Zhao","family":"Zhang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9970-4988","authenticated-orcid":false,"given":"Guang","family":"Zhu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6175-5445","authenticated-orcid":false,"given":"Can","family":"Wang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3937-8273","authenticated-orcid":false,"given":"Li","family":"Wang","sequence":"additional","affiliation":[]},{"given":"C. Patrick","family":"Yue","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056913"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.904155"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2188656"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291052"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2945086"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2755690"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883334"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2906877"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220502"},{"key":"ref19","article-title":"Theory and implementation of digital bang-bang frequency synthesizers for high speed serial data communications","author":"da dalt","year":"2007"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2881278"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240223"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2855692"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2777099"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2433269"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050226"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2873602"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2930899"},{"key":"ref1","year":"2018","journal-title":"Visual Networking Index Forecast and Trends 2017–2022 White Paper"},{"key":"ref20","first-page":"310","article-title":"A 1.2 mW 0.02 mm2 2 GHz current-controlled PLL based on a self-biased voltage-to-current converter","author":"jung","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1587\/elex.14.20170422"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.55.04EF05"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215792"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797280"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2939342"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2909032"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9204868\/09138441.pdf?arnumber=9138441","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:37:45Z","timestamp":1651066665000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9138441\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":26,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3005780","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}