{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:22:41Z","timestamp":1774966961667,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Institute of Information and Communications Technology Planning and Evaluation (IITP) Grant funded by the Korean Government (MSIT)","award":["2019-0-01370"],"award-info":[{"award-number":["2019-0-01370"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/jssc.2020.3006864","type":"journal-article","created":{"date-parts":[[2020,7,15]],"date-time":"2020-07-15T21:09:06Z","timestamp":1594847346000},"page":"581-590","source":"Crossref","is-referenced-by-count":54,"title":["30-Gb\/s 1.11-pJ\/bit Single-Ended PAM-3 Transceiver for High-Speed Memory Links"],"prefix":"10.1109","volume":"56","author":[{"given":"Hyunsu","family":"Park","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7994-7234","authenticated-orcid":false,"given":"Junyoung","family":"Song","sequence":"additional","affiliation":[]},{"given":"Jincheol","family":"Sim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0594-4206","authenticated-orcid":false,"given":"Yoonjae","family":"Choi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9545-9196","authenticated-orcid":false,"given":"Jonghyuck","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Jeongsik","family":"Yoo","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4379-7905","authenticated-orcid":false,"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579300"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359665"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662462"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417967"},{"key":"ref14","first-page":"402","article-title":"23.8 A 1 V 7.8 mW 15.6Gb\/s C-PHY transceiver using tri-level signaling for post-LPDDR4","author":"choi","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.275.0440"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8777992"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749432"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870898"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2717900"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-02381-6"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883395"},{"key":"ref6","first-page":"208","article-title":"A 1.2 V 64Gb 341GB\/S HBM2 stacked DRAM with spiral point-to-point TSV structure and improved bank group data control","author":"cho","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063056"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.918912"},{"key":"ref7","first-page":"112","article-title":"6.1 A 100Gb\/s 1.1pJ\/b PAM-4 RX with dual-mode 1-tap PAM-4 \/ 3-Tap NRZ speculative DFE in 14nm CMOS FinFET","author":"cevrero","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662509"},{"key":"ref1","first-page":"380","article-title":"23.2 a 1.1 V 1ynm 6.4Gb\/s\/pin 16Gb DDR5 SDRAM with a phase-rotator-based DLL, high-speed SerDes and RX\/TX equalization scheme","author":"kim","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240220"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875092"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9338450\/09141289.pdf?arnumber=9141289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:58Z","timestamp":1652194498000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9141289\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3006864","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}