{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:40:03Z","timestamp":1774964403585,"version":"3.50.1"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Consortium","doi-asserted-by":"publisher","award":["2712.007"],"award-info":[{"award-number":["2712.007"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/jssc.2020.3019487","type":"journal-article","created":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T21:49:30Z","timestamp":1599515370000},"page":"3236-3247","source":"Crossref","is-referenced-by-count":60,"title":["A Cascaded Noise-Shaping SAR Architecture for Robust Order Extension"],"prefix":"10.1109","volume":"55","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5046-3917","authenticated-orcid":false,"given":"Lu","family":"Jie","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0796-8124","authenticated-orcid":false,"given":"Boyi","family":"Zheng","sequence":"additional","affiliation":[]},{"given":"Hsiang-Wen","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5070-7512","authenticated-orcid":false,"given":"Michael P.","family":"Flynn","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"468","article-title":"28.2 an 11.4 mW 80.4dB-SNDR 15MHz-BW CT delta-sigma modulator using 6b double-noise-shaped quantizer","author":"kim","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"334","article-title":"20.4 an $8\\times$\n—OSR 25MHz-BW 79.4dB\/74dB DR\/SNDR CT $\\Delta\\sigma$\n modulator using 7b linearized segmented DACs with digital noise-coupling-compensation filter in 7nm FinFET CMOS","author":"lo","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662299"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2938626"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063058"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871081"},{"key":"ref6","first-page":"160","article-title":"9.4 a 4th-order cascaded-noise-shaping SAR ADC with 88dB SNDR over 100 kHz bandwidth","author":"jie","year":"2020","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","author":"murmann","year":"2020","journal-title":"ADC Performance Survey 1997–2020"},{"key":"ref8","first-page":"158","article-title":"9.3 a 40 kHz-BW 90dB-SNDR noise-shaping SAR with $4\\times$\n passive gain and 2nd-order mismatch error shaping","author":"liu","year":"2020","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804330"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008492"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217874"},{"key":"ref9","first-page":"569","article-title":"Analysis of sensitivity to quantization of filter coefficients","author":"proakis","year":"1996","journal-title":"Digital Signal Processing"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9268488\/09187537.pdf?arnumber=9187537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:39:30Z","timestamp":1651066770000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9187537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":13,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3019487","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}