{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:14:11Z","timestamp":1774966451708,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/jssc.2020.3021279","type":"journal-article","created":{"date-parts":[[2020,9,14]],"date-time":"2020-09-14T21:17:43Z","timestamp":1600118263000},"page":"43-54","source":"Crossref","is-referenced-by-count":30,"title":["A Self-Calibrated 2-bit Time-Period Comparator-Based Synthesized Fractional-<i>N<\/i> MDLL in 22-nm FinFET CMOS"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5891-7968","authenticated-orcid":false,"given":"Somnath","family":"Kundu","sequence":"first","affiliation":[]},{"given":"Likai","family":"Chai","sequence":"additional","affiliation":[]},{"given":"Kailash","family":"Chandrashekar","sequence":"additional","affiliation":[]},{"given":"Stefano","family":"Pellerano","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4542-4715","authenticated-orcid":false,"given":"Brent R.","family":"Carlton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1109\/JSSC.2015.2494365","article-title":"A 2 GHz synthesized fractional-N ADPLL with dual-referenced interpolating TDC","volume":"51","author":"kim","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref11","first-page":"154","article-title":"8.7 a 0.0047 mm2 highly synthesizable TDC- and DCO-less fractional-N PLL with a seamless lock range of fREF to 1GHz","author":"cho","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2876464"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357041"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917372"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254552"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2473667"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2638432"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2734910"},{"key":"ref4","first-page":"254","article-title":"A 0.026 mm2 5.3 mW 32-to-2000MHz digital fractional-N phase locked-loop using a phase-interpolating phase-to-digital converter","author":"jang","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"246","article-title":"A TDC-less ADPLL with 200-to-3200MHz range and 3 mW power dissipation for mobile SoC clocking in 22nm CMOS","author":"august","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2013.6569537"},{"key":"ref5","first-page":"268","article-title":"15.2 a 0.012 mm2 3.1 mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional frequency divider","author":"liu","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.2967744"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref9","first-page":"252","article-title":"14.1 a 0.048 mm2 3 mW synthesizable fractional-N PLL with a soft injection-locking technique","author":"deng","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.494195"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310212"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809519"},{"key":"ref21","first-page":"388","article-title":"25.5 a self-calibrated 1.2-to-3.8GHz 0.0052 mm2 synthesized Fractional-N MDLL using a 2b time-period comparator in 22nm FinFET CMOS","author":"kundu","year":"2020","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359670"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2592620"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780235"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9306027\/09195732.pdf?arnumber=9195732","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:55:00Z","timestamp":1652194500000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9195732\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":25,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3021279","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}