{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:02:51Z","timestamp":1740132171265,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada through the Idea to Innovation Grants Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/jssc.2020.3025051","type":"journal-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T17:20:15Z","timestamp":1601400015000},"page":"310-323","source":"Crossref","is-referenced-by-count":2,"title":["A 22-Gb\/s Time-Interleaved Low-Power Optical Receiver With a Two-Bit Integrating Front End"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1483-1000","authenticated-orcid":false,"given":"Bahaa","family":"Radi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6461-4034","authenticated-orcid":false,"given":"Mohammadreza Sanadgol","family":"Nezami","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0288-6293","authenticated-orcid":false,"given":"Mohammad","family":"Taherzadeh-Sani","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2281-7172","authenticated-orcid":false,"given":"Frederic","family":"Nabki","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0947-0258","authenticated-orcid":false,"given":"Michael","family":"Menard","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6238-5346","authenticated-orcid":false,"given":"Odile","family":"Liboiron-Ladouceur","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993601"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602224"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778280"},{"key":"ref13","first-page":"482","article-title":"29.1 a 64Gb\/s 1.4pJ\/b NRZ optical-receiver data-path in 14 nm CMOS FinFET","author":"cevrero","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","first-page":"102","article-title":"A 112 Gb\/s PAM-4 transmitter with 3-Tap FFE in 10 nm CMOS","author":"kim","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","first-page":"1","article-title":"56 Gb\/s PAM-4 VCSEL transmitter with quarter-rate forwarded clock using 65 nm CMOS circuits","author":"hwang","year":"2019","journal-title":"Proc Opt Fiber Commun Conf (OFC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1364\/OE.21.020417"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2952591"},{"journal-title":"Forward error correction for high bit-rate DWDM submarine systems","year":"2004","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2011.2144616"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2015.2494060"},{"key":"ref27","first-page":"1","article-title":"Monolithically integrated silicon nanophotonics receiver in 90 nm CMOS technology node","author":"assefa","year":"2013","journal-title":"Proc Conf Optical Fiber Commun \/Nat Fiber Opt Eng Conf"},{"key":"ref3","first-page":"283","article-title":"A 25 Gb\/s 170 $\\mu\\text{W}$\n\/Gb\/s optical receiver in 28 nm CMOS for chip-to-chip optical communication","author":"saeedi","year":"2014","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1995.518147"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191684"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2907804"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2639534"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227612"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008869"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920330"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1364\/OPTICA.4.000507"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1364\/OE.24.027738"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2019.2908790"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1364\/OE.23.031736"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960487"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2382101"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ECOC.2015.7341914"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9306027\/09209140.pdf?arnumber=9209140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:46:59Z","timestamp":1641988019000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9209140\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":27,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3025051","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}