{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T16:33:31Z","timestamp":1774370011485,"version":"3.50.1"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/jssc.2020.3025573","type":"journal-article","created":{"date-parts":[[2020,10,26]],"date-time":"2020-10-26T20:34:32Z","timestamp":1603744472000},"page":"729-738","source":"Crossref","is-referenced-by-count":29,"title":["Analysis and Design of a 20-MHz Bandwidth Continuous-Time Delta-Sigma Modulator With Time-Interleaved Virtual-Ground-Switched FIR Feedback"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8494-963X","authenticated-orcid":false,"given":"Alok","family":"Baluni","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6938-8491","authenticated-orcid":false,"given":"Shanthi","family":"Pavan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"A 13.3 mW 60 MHz bandwidth, 76 dB DR 6 GS\/s CT??M with time interleaved FIR feedback","author":"jain","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI-Circuits)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2740287"},{"key":"ref12","first-page":"1","article-title":"A 24 mW chopped CTDSM achieving 103.5dB SNDR and 107.5dB DR in a 250 kHz bandwidth","author":"theertham","year":"2019","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2979454"},{"key":"ref14","first-page":"1","article-title":"A 20 MHz bandwidth continuous-time delta-sigma ADC achieving 82.1 dB SNDR and > 100 dB SFDR using a time-interleaved Virtual-Ground-Switched FIR feedback DAC","author":"baluni","year":"2020","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2290846"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el:20051456"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217871"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2309895"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2879955"},{"key":"ref4","first-page":"292c","article-title":"A 13-ENOB, 5 MHz BW, 3.16 mW multi-bit continuous-time ?? ADC in 28 nm CMOS with excess-loop-delay compensation embedded in SAR quantizer","author":"wei","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662371"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502382"},{"key":"ref5","first-page":"285","article-title":"A 5.35 mW 10 MHz bandwidth CT third-order ?? modulator with single opamp achieving 79.6\/84.5 dB SNDR\/DR in 65 nm CMOS","author":"wang","year":"2017","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref8","author":"pavan","year":"2017","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164965"},{"key":"ref2","first-page":"468","article-title":"28.2 an 11.4 mW 80.4dB-SNDR 15MHz-BW CT delta-sigma modulator using 6b double-noise-shaped quantizer","author":"kim","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","first-page":"268","article-title":"A 28fJ\/conv-step CT ?? modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer","author":"shu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","first-page":"272","article-title":"15.2 a 2.2GHz continuous-time ?? ADC with ?102dBc THD and 25MHz BW","author":"breems","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8777949"},{"key":"ref21","first-page":"230","article-title":"A 50 MHz-BW continuous-time ?? ADC with dynamic error correction achieving 79.8 dB SNDR and 95.2 dB SFDR","author":"he","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9361453\/09239289.pdf?arnumber=9239289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:55Z","timestamp":1652194495000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9239289\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":21,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3025573","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3]]}}}