{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:58:31Z","timestamp":1771613911238,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["109-2636-E-009-006 (Young Scholar Fellowship Program)"],"award-info":[{"award-number":["109-2636-E-009-006 (Young Scholar Fellowship Program)"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Taiwan Semiconductor Research Institute, Taiwan"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/jssc.2020.3028506","type":"journal-article","created":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T17:39:46Z","timestamp":1603301986000},"page":"1795-1804","source":"Crossref","is-referenced-by-count":60,"title":["A 1.8-nW, \u221273.5-dB PSRR, 0.2-ms Startup Time, CMOS Voltage Reference With Self-Biased Feedback and Capacitively Coupled Schemes"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6842-0640","authenticated-orcid":false,"given":"Cheng-Ze","family":"Shao","sequence":"first","affiliation":[]},{"given":"Shih-Che","family":"Kuo","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6868-6729","authenticated-orcid":false,"given":"Yu-Te","family":"Liao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"142c","article-title":"A 31 pW-to-113 nW Hybrid BJT and CMOS voltage reference with 3.6% $\\pm3\\sigma$\n-inaccuracy from 0°C to 170°C for low-power high-temperature IoT systems","author":"lee","year":"2019","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2206683"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2654326"},{"key":"ref13","first-page":"144c","article-title":"A 0.8 V, 37nW, 42ppm\/°C sub-bandgap voltage reference with PSRR of ?81dB and line sensitivity of 51ppm\/V in 0.18 $\\mu{\\mathrm{ m}}$\n CMOS","author":"kim","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref14","first-page":"1","article-title":"A start-up boosting circuit with $133\\times$\n speed gain for 2-transistor voltage reference","author":"kim","year":"2017","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2252523"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2602875"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2018.8494332"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2946680"},{"key":"ref19","first-page":"1","article-title":"A 29nW bandgap reference circuit","author":"lee","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.899077"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2852802"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021922"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2092997"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062942"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2754644"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221217"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2942356"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170633"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2340553"},{"key":"ref22","first-page":"100","article-title":"A 9.3nW all-in-one bandgap voltage and current reference circuit","author":"ji","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573494"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2908284"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2754442"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579306"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9440831\/09233942.pdf?arnumber=9233942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:52Z","timestamp":1652194492000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9233942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":25,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3028506","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}