{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T11:41:02Z","timestamp":1780659662476,"version":"3.54.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/jssc.2020.3029235","type":"journal-article","created":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T17:58:06Z","timestamp":1603303086000},"page":"803-813","source":"Crossref","is-referenced-by-count":23,"title":["An Energy-Efficient Deep Convolutional Neural Network Accelerator Featuring Conditional Computing and Low External Memory Access"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7084-9163","authenticated-orcid":false,"given":"Minkyu","family":"Kim","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4551-7789","authenticated-orcid":false,"given":"Jae-Sun","family":"Seo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2016.2644615"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502404"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993662"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR42600.2020.01321"},{"key":"ref10","first-page":"130","article-title":"7.1 An 11.5TOPS\/W 1024-MAC butterfly structure dual-core sparsity-aware neural processing unit in 8nm flagship mobile SoC","author":"song","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"138","article-title":"7.5 A 65nm 0.39-to-140.3TOPS\/W 1-to-12b unified neural network processor using block-circulant-enabled transpose-domain acceleration with $8.1\\times$\n higher TOPS\/mm2 and 6T HBST-TRAM-based 2D data-reuse architecture","author":"yue","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2914355"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2764045"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2935251"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075931"},{"key":"ref18","first-page":"162","article-title":"A 0.23 mW heterogeneous deep-learning processor supporting dynamic execution of conditional neural networks","author":"wu","year":"2018","journal-title":"Proc IEEE European Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref19","first-page":"260","article-title":"14.4 A 21.5M-query-vectors\/s 3.37nJ\/vector reconfigurable k-nearest-neighbor accelerator with adaptive precision in 14 nm tri-gate CMOS","author":"kaul","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.316"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3081333.3081359"},{"key":"ref27","first-page":"1","article-title":"A novel approach for tuberculosis screening based on deep convolutional neural networks","volume":"9785","author":"hwang","year":"2016","journal-title":"Proc SPIE Med Imag Comput -Aided Diagnosis"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41591-018-0268-3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2911899"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.179"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPSN.2016.7460664"},{"key":"ref8","first-page":"246","article-title":"Envision: A 0.26-to-10 TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28 nm FDSOI","author":"moons","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2018.8461870"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871623"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref20","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc Int Conf Learn Representations (ICLR)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2852335"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/197405.197406"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref26","year":"2020","journal-title":"Mobile SDRAM Chip 256Mbit 16Mx16"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021736"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/9361453\/9229157-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9361453\/09229157.pdf?arnumber=9229157","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:55Z","timestamp":1652194495000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9229157\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":35,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3029235","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3]]}}}