{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:07:50Z","timestamp":1774966070312,"version":"3.50.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"ROHM Company Ltd."},{"DOI":"10.13039\/100006422","name":"VLSI Design and Education Center (VDEC), The University of Tokyo, in collaboration with Cadence Design Systems, Inc., and Mentor Graphics, Inc","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006422","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1109\/jssc.2020.3035207","type":"journal-article","created":{"date-parts":[[2020,11,13]],"date-time":"2020-11-13T21:33:32Z","timestamp":1605303212000},"page":"2193-2204","source":"Crossref","is-referenced-by-count":59,"title":["A 0.5-V Hybrid SRAM Physically Unclonable Function Using Hot Carrier Injection Burn-In for Stability Reinforcement"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9328-7076","authenticated-orcid":false,"given":"Kunyang","family":"Liu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3295-0401","authenticated-orcid":false,"given":"Xinpeng","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Hongliang","family":"Pu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5589-8397","authenticated-orcid":false,"given":"Hirofumi","family":"Shinohara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","year":"2018","journal-title":"NIST SP 800-22 Download Documentation and Software"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075875"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353648"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_6"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341361"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2017.7939688"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22000"},{"key":"ref10","first-page":"200","article-title":"11.3 a 10nm 32Kb low-voltage logic-compatible anti-fuse one-time-programmable memory with anti-tampering sensing scheme","author":"chou","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"161","article-title":"A 373 F2 2D power-gated EE SRAM physically unclonable function with dark-bit detection technique","author":"liu","year":"2018","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963002"},{"key":"ref13","first-page":"1","article-title":"Measurement of mismatch factor and noise of SRAM PUF using small bias voltage","author":"cui","year":"2017","journal-title":"Proc Int Conf Microelectronic Test Structures (ICMTS)"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"763","DOI":"10.1109\/JSSC.2015.2506641","article-title":"Static physically unclonable functions for secure chip identification with 1.9&#x2013;5.8% native bit instability at 0.6&#x2013;1.0 V and 15 fJ\/bit in 65 nm","volume":"51","author":"alvarez","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref15","first-page":"158","article-title":"8.7 physically unclonable function for secure key generation with a key error rate of 2E-38 in 45nm smart-card chips","author":"karpinskyy","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870303"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865584"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2938133"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063075"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2147030"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910961"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2065750"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_29"},{"key":"ref6","first-page":"278","article-title":"16.2 a 0.19pJ\/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS","author":"mathew","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2262735"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636859"},{"key":"ref7","first-page":"239","article-title":"13fJ\/bit probing-resilient 250K PUF array with soft darkbit masking for 1.94% bit-error in 22nm tri-gate CMOS","author":"satpathy","year":"2014","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2923503"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2886350"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-5040-5"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2019.8741640"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224314"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310219"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2920714"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310218"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951415"},{"key":"ref25","first-page":"402","article-title":"25.2 a reconfigurable RRAM physically unclonable function utilizing post-process randomness source with <$6\\times10^{-6}$\n native bit error rate","author":"pang","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9466892\/09258950.pdf?arnumber=9258950","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:56Z","timestamp":1652194496000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9258950\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7]]},"references-count":38,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3035207","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7]]}}}