{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:30:18Z","timestamp":1772645418525,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Young Scholar Fellowship Program by Ministry of Science and Technology (MOST) in Taiwan","doi-asserted-by":"publisher","award":["MOST109-2636-E-155-001"],"award-info":[{"award-number":["MOST109-2636-E-155-001"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Taiwan Semiconductor Research Institute (TSRI), Hsinchu City, Taiwan"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1109\/jssc.2020.3038818","type":"journal-article","created":{"date-parts":[[2020,12,3]],"date-time":"2020-12-03T20:57:37Z","timestamp":1607029057000},"page":"2123-2131","source":"Crossref","is-referenced-by-count":29,"title":["A 112-Gb\/s PAM-4 Voltage-Mode Transmitter With Four-Tap Two-Step FFE and Automatic Phase Alignment Techniques in 40-nm CMOS"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5736-5746","authenticated-orcid":false,"given":"Pen-Jui","family":"Peng","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7907-1685","authenticated-orcid":false,"given":"Yan-Ting","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Sheng-Tsung","family":"Lai","sequence":"additional","affiliation":[]},{"given":"Hsiang-En","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"118","article-title":"6.5 a 1.8pJ\/b 56Gb\/s PAM-4 transmitter with fractionally spaced FFE in 14nm CMOS","author":"dickson","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2873602"},{"key":"ref12","first-page":"60","article-title":"3.5 a 16-to-40Gb\/s quarter-rate NRZ\/PAM4 dual-mode transmitter in 14nm CMOS","author":"kim","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662361"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2714180"},{"key":"ref15","first-page":"64","article-title":"3.5 a 56Gb\/s NRZ-electrical 247 mW\/lane serial-link transceiver in 28nm CMOS","author":"shibasaki","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2018.8494286"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2394323"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2587689"},{"key":"ref4","first-page":"120","article-title":"6.3 a 10-to-112Gb\/s DSP-DAC-Based transmitter with 1.2 Vppd output swing in 7nm FinFET","author":"groen","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959511"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062925"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987712"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502273"},{"key":"ref7","first-page":"104","article-title":"A 112Gb\/S 2.6pJ\/b 8-Tap FFE PAM-4 SST TX in 14nm CMOS","author":"menolfi","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939081"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2874040"},{"key":"ref9","year":"2020"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9466892\/09279272.pdf?arnumber=9279272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:57Z","timestamp":1652194497000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9279272\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7]]},"references-count":18,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3038818","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7]]}}}