{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T16:31:33Z","timestamp":1781281893949,"version":"3.54.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"ImPACT Program of CSTI"},{"name":"STT-MRAM Research and Development program under the Industry-Academic collaboration of the CIES consortium"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/jssc.2020.3039800","type":"journal-article","created":{"date-parts":[[2020,12,10]],"date-time":"2020-12-10T02:49:13Z","timestamp":1607568553000},"page":"1116-1128","source":"Crossref","is-referenced-by-count":66,"title":["Dual-Port SOT-MRAM Achieving 90-MHz Read and 60-MHz Write Operations Under Field-Assistance-Free Condition"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7424-4663","authenticated-orcid":false,"given":"Masanori","family":"Natsui","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7348-8196","authenticated-orcid":false,"given":"Akira","family":"Tamakoshi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5742-108X","authenticated-orcid":false,"given":"Hiroaki","family":"Honjo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Toshinari","family":"Watanabe","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Takashi","family":"Nasuno","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chaoliang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Takaho","family":"Tanigawa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hirofumi","family":"Inoue","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masaaki","family":"Niwa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Toru","family":"Yoshiduka","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yasuo","family":"Noguchi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mitsuo","family":"Yasuhira","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4004-0245","authenticated-orcid":false,"given":"Yitao","family":"Ma","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hui","family":"Shen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5750-2990","authenticated-orcid":false,"given":"Shunsuke","family":"Fukami","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4673-1936","authenticated-orcid":false,"given":"Hideo","family":"Sato","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3925-4089","authenticated-orcid":false,"given":"Shoji","family":"Ikeda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9688-8259","authenticated-orcid":false,"given":"Hideo","family":"Ohno","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5583-3283","authenticated-orcid":false,"given":"Tetsuo","family":"Endoh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062967"},{"key":"ref38","first-page":"226","article-title":"13.5 a 128Gb 1b\/Cell 96-Word-Line-Layer 3D flash memory to improve random read latency with tPROG=$75\\mu\\text{s}$\n and tR=$4\\mu\\text{s}$","author":"kouchi","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1063\/1.5075542"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162774"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.56.04CN06"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.56.0802A1"},{"key":"ref37","first-page":"214","article-title":"13.3 a 7Mb STT-MRAM in 22FFL FinFET technology with 4ns read sensing time at 0.9 V using Write-Verify-Write scheme and offset-cancellation sensing technique","author":"wei","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2016.B-2-03"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538938"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.56.04CN01"},{"key":"ref10","first-page":"202","article-title":"12.1 an FPGA-accelerated fully nonvolatile microcontroller unit for sensor-node applications in 40nm CMOS\/MTJ-hybrid technology achieving 47.14 W operation at 200MHz","author":"natsui","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","first-page":"240","article-title":"15.2 a 28nm 64Kb inference-training two-way transpose multibit 6T SRAM Compute-in-Memory macro for AI edge chips","author":"su","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776499"},{"key":"ref12","first-page":"224","article-title":"13.4 a 22nm 1Mb 1024b-read and Near-Memory-Computing dual-mode STT-MRAM macro with 42.6GB\/s read bandwidth for security-aware mobile devices","author":"chang","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062955"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.35848\/1347-4065\/ab82ae"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2930910"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.7567\/1347-4065\/aafb4d"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2018.10.005"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614620"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614635"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993513"},{"key":"ref4","first-page":"106","article-title":"Fabrication of a 99%-energy-less nonvolatile multi-functional CAM chip using hierarchical power gating for a massively-parallel full-text-search engine","author":"matsunaga","year":"2013","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref27","first-page":"194","article-title":"Manufacturable 300mm platform solution for field-free switching SOT-MRAM","author":"garello","year":"2019","journal-title":"Proc Symp VLSI Technol Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614606"},{"key":"ref6","first-page":"194","article-title":"Nonvolatile logic-in-memory array processor in 90nm MTJ\/MOS achieving 75% leakage reduction using cycle-based power gating","author":"natsui","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993443"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1587\/elex.10.20130772"},{"key":"ref8","first-page":"172","article-title":"Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure","author":"suzuki","year":"2015","journal-title":"Proc Symp VLSI Technol"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362853"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2251326"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2574939"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239671"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220458"},{"key":"ref21","first-page":"54","article-title":"STTRAM scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technol J"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897979"},{"key":"ref41","first-page":"242","article-title":"15.3 a 351TOPS\/W and 372.4GOPS Compute-in-Memory SRAM macro in 7nm FinFET CMOS for machine-learning applications","author":"dong","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164998"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573379"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1126\/science.1218197"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9387173\/09288784.pdf?arnumber=9288784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:54Z","timestamp":1652194494000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9288784\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":41,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3039800","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}