{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T16:56:34Z","timestamp":1777654594361,"version":"3.51.4"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100018058","name":"SK Hynix","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018058","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/jssc.2020.3045168","type":"journal-article","created":{"date-parts":[[2021,5,25]],"date-time":"2021-05-25T19:23:48Z","timestamp":1621970628000},"page":"1886-1896","source":"Crossref","is-referenced-by-count":22,"title":["A 1.3\u20134-GHz Quadrature-Phase Digital DLL Using Sequential Delay Control and Reconfigurable Delay Line"],"prefix":"10.1109","volume":"56","author":[{"given":"Hyunsu","family":"Park","sequence":"first","affiliation":[]},{"given":"Jincheol","family":"Sim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0594-4206","authenticated-orcid":false,"given":"Yoonjae","family":"Choi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9545-9196","authenticated-orcid":false,"given":"Jonghyuck","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Youngwook","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Seungwoo","family":"Park","sequence":"additional","affiliation":[]},{"given":"Gyutae","family":"Park","sequence":"additional","affiliation":[]},{"given":"Jinil","family":"Chung","sequence":"additional","affiliation":[]},{"given":"Kyeong-Min","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hae-Kang","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Hyungsoo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Junhyun","family":"Chun","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4379-7905","authenticated-orcid":false,"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2369460"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2409987"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2592620"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el:19961149"},{"key":"ref14","first-page":"1","article-title":"A 2 GHz-to-7.5 GHz quadrature clock-generator using digital delay locked loops for multi-standard I\/Os in 14 nm CMOS","author":"elshazly","year":"2014","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2976983"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2715899"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047994"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2569441"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883730"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-02381-6"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883395"},{"key":"ref6","first-page":"392","article-title":"23.3 A 4.8 Gb\/s\/pin 2 Gb LPDDR4 SDRAM with sub-$100~\\mu\\text{A}$\n self-refresh current for IoT applications","author":"kwak","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809519"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2006.321168"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906191"},{"key":"ref2","first-page":"378","article-title":"23.1 A 7.5 Gb\/s\/pin LPDDR5 SDRAM with WCK clocking and non-target ODT for high speed and with DVFS, internal data copy, and deep-sleep mode for low power","author":"ha","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","first-page":"380","article-title":"23.2 A 1.1 V 1ynm 6.4 Gb\/s\/pin 16 Gb DDR5 SDRAM with a phase-rotator-based DLL, high-speed SerDes and RX\/TX equalization scheme","author":"kim","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2188943"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9440831\/09312976.pdf?arnumber=9312976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:52Z","timestamp":1652194492000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9312976\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":19,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3045168","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}