{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T05:32:12Z","timestamp":1769837532197,"version":"3.49.0"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/jssc.2020.3045369","type":"journal-article","created":{"date-parts":[[2020,12,31]],"date-time":"2020-12-31T21:16:13Z","timestamp":1609449373000},"page":"1105-1115","source":"Crossref","is-referenced-by-count":27,"title":["RRAM-DNN: An RRAM and Model-Compression Empowered All-Weights-On-Chip DNN Accelerator"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6070-6310","authenticated-orcid":false,"given":"Ziyun","family":"Li","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5112-639X","authenticated-orcid":false,"given":"Zhehong","family":"Wang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5968-5751","authenticated-orcid":false,"given":"Li","family":"Xu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1380-269X","authenticated-orcid":false,"given":"Qing","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Bowen","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Chin-I","family":"Su","sequence":"additional","affiliation":[]},{"given":"Wen-Ting","family":"Chu","sequence":"additional","affiliation":[]},{"given":"George","family":"Tsou","sequence":"additional","affiliation":[]},{"given":"Yu-Der","family":"Chih","sequence":"additional","affiliation":[]},{"given":"Tsung-Yung Jonathan","family":"Chang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2598-0458","authenticated-orcid":false,"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6658-5502","authenticated-orcid":false,"given":"Hun-Seok","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6744-7075","authenticated-orcid":false,"given":"David","family":"Blaauw","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","first-page":"246","article-title":"14.5 envision: A 0.26-to-10TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28 nm FDSOI","author":"moons","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref33","first-page":"478","article-title":"An $\\text{N}40\\,\\,256\\times44$\n embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance","author":"chou","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00067"},{"key":"ref31","first-page":"134","article-title":"An 879GOPS 243 mW 80fps VGA fully visual CNN-SLAM processor for wide-range autonomous exploration","author":"li","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref30","first-page":"1","article-title":"An all-weights-on-chip DNN accelerator in 22 nm ULL featuring $24\\times1$\n mb eRRAM","author":"wang","year":"2020","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778193"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2472601"},{"key":"ref35","first-page":"212","article-title":"13.2 A 3.6 Mb 10.1 Mb\/mm2 embedded non-volatile ReRAM macro in 22 nm FinFET technology with adaptive forming\/set\/reset schemes yielding down to 0.5 V with sensing time of 5 ns at 0.7 V","author":"jain","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784590"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"ref12","first-page":"216","article-title":"QUEST: A 7.49TOPS multi-purpose log-quantized DNN inference engine stacked on 96 MB 3D SRAM using inductive-coupling technology in 40 nm CMOS","author":"ueyoshi","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","first-page":"250","article-title":"14.7 A $288~\\mu\\text{W}$\n programmable deep-learning processor with 270 KB on-chip weight storage using non-uniform memory hierarchy for mobile intelligence","author":"bang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573525"},{"key":"ref15","first-page":"242","article-title":"14.3 A 28 nm SoC with a 1.2 GHz 568nJ\/prediction sparse deep-neural-network engine with >0.1 timing error rate tolerance for IoT applications","author":"whatmough","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502404"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref18","article-title":"Compression of deep convolutional neural networks for fast and low power mobile applications","author":"kim","year":"2015","journal-title":"arXiv 1511 06530"},{"key":"ref19","article-title":"Energy-efficient, mobile computer vision and machine learning processors","author":"li","year":"2019"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951363"},{"key":"ref4","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"arXiv 1409 1556"},{"key":"ref27","first-page":"268","article-title":"A 90 nm 4 Mb embedded phase-change memory with 1.2 V 12ns read access time and 1 MB\/s write throughput","author":"de sandre","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref6","article-title":"SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and >0.5 MB model size","author":"iandola","year":"2016","journal-title":"arXiv 1602 07360"},{"key":"ref29","first-page":"494","article-title":"A 65 nm 1 Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors","author":"chen","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref8","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"han","year":"2015","journal-title":"arXiv 1510 00149 [cs]"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref9","first-page":"1269","article-title":"Exploiting linear structure within convolutional networks for efficient evaluation","author":"denton","year":"2014","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref1","article-title":"The perceptron—A perceiving and recognizing automaton","author":"rosenblatt","year":"1957"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2424972"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2873588"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242466"},{"key":"ref23","first-page":"226","article-title":"14.3 A 43pJ\/cycle non-volatile microcontroller with $4.7~\\mu\\text{s}$\n shutdown\/wake-up integrating 2.3-bit\/cell resistive RAM and resilience techniques","author":"wu","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2872584"},{"key":"ref25","first-page":"214","article-title":"13.3 A 7 Mb STT-MRAM in 22FFL FinFET technology with 4ns read sensing time at 0.9 V using write-verify-write scheme and offset-cancellation sensing technique","author":"wei","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9387173\/09311827.pdf?arnumber=9311827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:55Z","timestamp":1652194495000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9311827\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":38,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2020.3045369","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}