{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T14:52:25Z","timestamp":1777128745580,"version":"3.51.4"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/jssc.2021.3051109","type":"journal-article","created":{"date-parts":[[2021,2,19]],"date-time":"2021-02-19T06:19:03Z","timestamp":1613715543000},"page":"1265-1277","source":"Crossref","is-referenced-by-count":30,"title":["ADC-DSP-Based 10-to-112-Gb\/s Multi-Standard Receiver in 7-nm FinFET"],"prefix":"10.1109","volume":"56","author":[{"given":"Haidang","family":"Lin","sequence":"first","affiliation":[]},{"given":"Charlie","family":"Boecker","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4118-9212","authenticated-orcid":false,"given":"Masum","family":"Hossain","sequence":"additional","affiliation":[]},{"given":"Shankar","family":"Tangirala","sequence":"additional","affiliation":[]},{"given":"Roxanne","family":"Vu","sequence":"additional","affiliation":[]},{"given":"Socrates D.","family":"Vamvakos","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Groen","sequence":"additional","affiliation":[]},{"given":"Simon","family":"Li","sequence":"additional","affiliation":[]},{"given":"Prashant","family":"Choudhary","sequence":"additional","affiliation":[]},{"given":"Nanyan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Masumi","family":"Shibata","sequence":"additional","affiliation":[]},{"given":"Hossein","family":"Taghavi","sequence":"additional","affiliation":[]},{"given":"Marcus","family":"van Ierssel","sequence":"additional","affiliation":[]},{"given":"AdilHussain","family":"Maniyar","sequence":"additional","affiliation":[]},{"given":"Adam","family":"Wodkowski","sequence":"additional","affiliation":[]},{"given":"Kulwant","family":"Brar","sequence":"additional","affiliation":[]},{"given":"Nhat","family":"Nguyen","sequence":"additional","affiliation":[]},{"given":"Shaishav","family":"Desai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052451"},{"key":"ref11","first-page":"552","article-title":"A split-load Interpolation-Amplifier-Array 300MS\/s 8b subranging ADC in 90nm CMOS","author":"shimizu","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2460371"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2923586"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.760367"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2777099"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063081"},{"key":"ref4","article-title":"Beyond 25 Gbps: A study of NRZ & multi-level modulation in alternative backplane architectures","author":"healey","year":"2013","journal-title":"Proc DesignCon"},{"key":"ref3","first-page":"120","article-title":"6.3 a 10-to-112Gb\/s DSP-DAC-Based transmitter with 1.2 Vppd output swing in 7nm FinFET","author":"groen","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162802"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062925"},{"key":"ref8","article-title":"DFE error propagation characteristics in real 56Gbps PAM4 high-speed links with pre-coding and impact on the FEC performance","author":"lu","year":"2017","journal-title":"Proc DesignCon"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"3071","DOI":"10.1109\/TED.2006.885649","article-title":"Planar bulk MOSFETs versus FinFETs: An Analog\/RF perspective","volume":"53","author":"subramanian","year":"2006","journal-title":"IEEE Trans Electron Devices"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778136"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502436"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.173092"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9387173\/09356124.pdf?arnumber=9356124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:54Z","timestamp":1652194494000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9356124\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":17,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3051109","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}