{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T16:11:28Z","timestamp":1777651888524,"version":"3.51.4"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T00:00:00Z","timestamp":1625097600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002507","name":"Kangwon National University in 2020","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002507","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF) Grant","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"Korean Government","doi-asserted-by":"publisher","award":["2020R1I1A3074020"],"award-info":[{"award-number":["2020R1I1A3074020"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1109\/jssc.2021.3059909","type":"journal-article","created":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T22:06:51Z","timestamp":1614636411000},"page":"2132-2141","source":"Crossref","is-referenced-by-count":85,"title":["11-bit Column-Parallel Single-Slope ADC With First-Step Half-Reference Ramping Scheme for High-Speed CMOS Image Sensors"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0516-5811","authenticated-orcid":false,"given":"Hyeon-June","family":"Kim","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351578"},{"key":"ref32","article-title":"Column readout circuit design for high speed low noise imaging","author":"kawahito","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959486"},{"key":"ref30","first-page":"100","article-title":"A 76 mW 500 fps VGA CMOS image sensor with time-stretched single-slope ADCs achieving 1.95e- random noise","author":"park","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/16.628833"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.735551"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908720"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2011846"},{"key":"ref14","article-title":"Double-ramp ADC for CMOS sensors","author":"yakovlev","year":"2003"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2268207"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2019.2957043"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884868"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1984.1156642"},{"key":"ref19","article-title":"Solid-state imaging device and camera system with column parallel ADC","author":"kim","year":"2019"},{"key":"ref28","first-page":"74","article-title":"A 1.8 erms temporal noise over 110 dB dynamic range $3.4{\\mu}\\text{m}$\n pixel pitch global shutter CMOS image sensor with dual-gain amplifiers, SS-ADC and multiple-accumulation shutter","author":"kobayashi","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2581819"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2587721"},{"key":"ref3","year":"2017","journal-title":"CMOS Image Sensor New Technology ’Competition’"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2718665"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310196"},{"key":"ref5","first-page":"126","article-title":"A $1.1~{\\mu}\\text{m}$\n 33 Mpixel 240 fps 3D-stacked CMOS image sensor with 3-stage cyclic-based analog-to-digital converters","author":"arai","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2661843"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2451791"},{"key":"ref2","author":"khosla","year":"2015","journal-title":"Optics Imaging Devices"},{"key":"ref9","first-page":"420","article-title":"A 17.7 Mpixel 120 fps CMOS image sensor with 34.8 Gb\/s readout","author":"toyama","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","author":"ohta","year":"2010","journal-title":"Smart CMOS Image Sensors and Applications"},{"key":"ref20","first-page":"484","article-title":"A 1\/4-inch 8 Mpixel back-illuminated stacked CMOS image sensor","author":"sukegawa","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","article-title":"Bias sampling device and CMOS image sensor including the same","author":"lee","year":"2016"},{"key":"ref21","article-title":"Comparison device and CMOS image sensor including the same","author":"kim","year":"2020"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.923434"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2979321"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2030635"},{"key":"ref25","first-page":"394","article-title":"A 2.1Mpixel 120frame\/s CMOS image sensor with column-parallel ${\\Delta\\Sigma}$\n ADC architecture","author":"chae","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9466892\/09366299.pdf?arnumber=9366299","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:57Z","timestamp":1652194497000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9366299\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7]]},"references-count":33,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3059909","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7]]}}}