{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T14:31:54Z","timestamp":1777127514211,"version":"3.51.4"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"The Science and Technology Development Fund, Macau SAR","award":["076\/2017\/A2"],"award-info":[{"award-number":["076\/2017\/A2"]}]},{"name":"The Science and Technology Development Fund, Macau SAR","award":["SKL-AMSV(UM)-2020-2022"],"award-info":[{"award-number":["SKL-AMSV(UM)-2020-2022"]}]},{"name":"The Ministry of Science and Technology, China","award":["EF001\/AMSV\/2018\/MOST"],"award-info":[{"award-number":["EF001\/AMSV\/2018\/MOST"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,8]]},"DOI":"10.1109\/jssc.2021.3060859","type":"journal-article","created":{"date-parts":[[2021,3,9]],"date-time":"2021-03-09T21:40:05Z","timestamp":1615326005000},"page":"2375-2387","source":"Crossref","is-referenced-by-count":23,"title":["A Time-Interleaved 2<sup>nd<\/sup>-Order \u0394\u03a3 Modulator Achieving 5-MHz Bandwidth and 86.1-dB SNDR Using Digital Feed-Forward Extrapolation"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1248-6859","authenticated-orcid":false,"given":"Dongyang","family":"Jiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9512-4529","authenticated-orcid":false,"given":"Liang","family":"Qi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9346-8291","authenticated-orcid":false,"given":"Sai-Weng","family":"Sin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8596-7824","authenticated-orcid":false,"given":"Franco","family":"Maloberti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005817"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"1206","DOI":"10.1109\/JSSC.2007.897151","article-title":"A power-efficient two-channel time-interleaved ?? modulator for broadband applications","volume":"42","author":"lee","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2008062"},{"key":"ref12","first-page":"-473i","article-title":"Domino free 4-path time-interleaved second order sigma-delta modulator","author":"lee","year":"2004","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref13","first-page":"1","article-title":"A 5 MHz-BW, 86.1dB-SNDR 4X time-interleaved 2nd-order ?? modulator with digital feedforward extrapolation in 28 nm CMOS","author":"jiang","year":"2020","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref14","first-page":"267","author":"vaidyanathan","year":"1992","journal-title":"Multirate Systems and Filter Banks"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/82.618037"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2693921"},{"key":"ref17","first-page":"417","author":"schreier","year":"2005","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref18","author":"schreier","year":"2020","journal-title":"ECE 1371 Notes Lecture 10-SC Circuits and Noise"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.875191"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3025573"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006311"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2944842"},{"key":"ref3","first-page":"230","article-title":"A 50 MHZ-BW continuous-time ?? ADC with dynamic error correction achieving 79.8 dB SNDR and 95.2 dB SFDR","author":"he","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2502163"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2591826"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016867"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.4623"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2502158"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2942359"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2859431"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2943935"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/82.850423"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/78.823976"},{"key":"ref21","first-page":"179","author":"oppenheim","year":"2010","journal-title":"Discrete-Time Signal Processing"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2888872"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206509"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2938626"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2712998"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9493684\/09373902.pdf?arnumber=9373902","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:51Z","timestamp":1652194491000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9373902\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8]]},"references-count":30,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3060859","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8]]}}}