{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:51:17Z","timestamp":1772121077082,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2018YFB2202602"],"award-info":[{"award-number":["2018YFB2202602"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"State Key Program of the National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61934005"],"award-info":[{"award-number":["61934005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62074001"],"award-info":[{"award-number":["62074001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"publisher","award":["2017ZX01028\u2013101-003"],"award-info":[{"award-number":["2017ZX01028\u2013101-003"]}],"id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Joint Funds of the National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U19A2074"],"award-info":[{"award-number":["U19A2074"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,9]]},"DOI":"10.1109\/jssc.2021.3061260","type":"journal-article","created":{"date-parts":[[2021,3,9]],"date-time":"2021-03-09T21:40:05Z","timestamp":1615326005000},"page":"2832-2844","source":"Crossref","is-referenced-by-count":81,"title":["Two-Direction In-Memory Computing Based on 10T SRAM With Horizontal and Vertical Decoupled Read Ports"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3314-1606","authenticated-orcid":false,"given":"Zhiting","family":"Lin","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4268-0561","authenticated-orcid":false,"given":"Zhiyong","family":"Zhu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2840-9639","authenticated-orcid":false,"given":"Honglan","family":"Zhan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2408-5048","authenticated-orcid":false,"given":"Chunyu","family":"Peng","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5012-2570","authenticated-orcid":false,"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Yao","sequence":"additional","affiliation":[]},{"given":"Jianchao","family":"Niu","sequence":"additional","affiliation":[]},{"given":"Junning","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2866048"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644780"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702555"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297350"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/INTMAG.2017.8008048"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3055830"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2042826"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875487"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/ChiCC.2018.8482628"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776309"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCS48705.2020.9074328"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2976099"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2897497"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268380"},{"key":"ref1","first-page":"1","article-title":"A machine-learning classifier implemented in a standard 6T SRAM array","author":"zhang","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI-Circuits)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702536"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCET.2019.8726871"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2360760"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICRITO.2018.8748808"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317741"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649109"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9523417\/09373942.pdf?arnumber=9373942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:53Z","timestamp":1652194493000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9373942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9]]},"references-count":27,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3061260","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,9]]}}}