{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:33:35Z","timestamp":1782970415742,"version":"3.54.5"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003836","name":"IC Design Education Center (IDEC), Daejeon, South Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,8]]},"DOI":"10.1109\/jssc.2021.3062554","type":"journal-article","created":{"date-parts":[[2021,3,25]],"date-time":"2021-03-25T20:29:27Z","timestamp":1616704167000},"page":"2525-2538","source":"Crossref","is-referenced-by-count":12,"title":["A PVT Variation-Robust All-Digital Injection-Locked Clock Multiplier With Real-Time Offset Tracking Using Time-Division Dual Calibration"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8638-6332","authenticated-orcid":false,"given":"Min-Seong","family":"Choo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sungwoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5184-3321","authenticated-orcid":false,"given":"Han-Gon","family":"Ko","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1863-1719","authenticated-orcid":false,"given":"Sung-Yong","family":"Cho","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4727-9868","authenticated-orcid":false,"given":"Kwanseo","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0548-3836","authenticated-orcid":false,"given":"Jinhyung","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6439-4825","authenticated-orcid":false,"given":"Soyeong","family":"Shin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hankyu","family":"Chi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0436-703X","authenticated-orcid":false,"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref30","first-page":"222","article-title":"A 2.8 Gb\/s all-digital CDR with a 10b monotonic DCO","author":"oh","year":"2007","journal-title":"ISSCC Tech Dig"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2296195"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2478449"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2574804"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2016.16.6.860"},{"key":"ref15","first-page":"150","article-title":"A 0.42 ps-jitter ?241.7 dB-FOM synthesizable injection-locked PLL with noise-isolation LDO","author":"ngo","year":"2017","journal-title":"ISSCC Tech Dig"},{"key":"ref16","first-page":"494","article-title":"A 2.5 GHz injection-locked ADPLL with 197fsrms integrated jitter and ?65 dBc reference spur using time-division dual calibration","author":"kim","year":"2017","journal-title":"ISSCC Tech Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2810184"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2799195"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2878565"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2995326"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227609"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840089"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2252654"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref9","first-page":"52","article-title":"A pulse-position-modulation phase-noise-reduction technique for a 2-to-16 GHz injection-locked ring oscillator in 20 nm CMOS","author":"chien","year":"2014","journal-title":"ISSCC Tech Dig"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1946.229930"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870551"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2893513"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2860045"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2908753"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2904884"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2949555"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2908763"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9493684\/09386211.pdf?arnumber=9386211","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:51Z","timestamp":1652194491000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9386211\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8]]},"references-count":31,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3062554","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8]]}}}