{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T18:51:45Z","timestamp":1773514305440,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"Basic Science Research and Basic Research Laboratory Program through the National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science and ICT","doi-asserted-by":"publisher","award":["2019R1A2C4070438"],"award-info":[{"award-number":["2019R1A2C4070438"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science and ICT","doi-asserted-by":"publisher","award":["2020R1A4A2002806"],"award-info":[{"award-number":["2020R1A4A2002806"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/jssc.2021.3077074","type":"journal-article","created":{"date-parts":[[2021,5,17]],"date-time":"2021-05-17T21:45:58Z","timestamp":1621287958000},"page":"3039-3048","source":"Crossref","is-referenced-by-count":43,"title":["An Ultra-Low-Power Fully-Static Contention-Free Flip-Flop With Complete Redundant Clock Transition and Transistor Elimination"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6092-2168","authenticated-orcid":false,"given":"Gicheol","family":"Shin","sequence":"first","affiliation":[]},{"given":"Eunyoung","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jongmin","family":"Lee","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3676-0576","authenticated-orcid":false,"given":"Yongmin","family":"Lee","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9468-1692","authenticated-orcid":false,"given":"Yoonmyung","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1973.1050440"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.340417"},{"key":"ref12","first-page":"466","article-title":"A static contention-free single-phase-clocked 24 T flip-flop in 45 nm for low-power applications","author":"kim","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875089"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6690996"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2332532"},{"key":"ref16","first-page":"338","article-title":"A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40 nm CMOS","author":"teh","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","first-page":"197","article-title":"An 82% energy-saving change-sensing flip-flop in 40 nm CMOS for ultra-low power applications","author":"le","year":"2017","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2863946"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075922"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref3","first-page":"66","article-title":"A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS","author":"jain","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"ref5","author":"wang","year":"2006","journal-title":"Sub-Threshold Design for Ultra Low-Power Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573593"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283789"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2223036"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2366811"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3025667"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9546917\/09432755.pdf?arnumber=9432755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:59Z","timestamp":1652194499000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9432755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":20,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3077074","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}