{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T11:58:35Z","timestamp":1774007915337,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001481","name":"Agency for Science, Technology and Research (A*STAR), Singapore, through the Nanosystems at the Edge Programme","doi-asserted-by":"publisher","award":["A18A1b0055"],"award-info":[{"award-number":["A18A1b0055"]}],"id":[{"id":"10.13039\/501100001481","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/jssc.2021.3077453","type":"journal-article","created":{"date-parts":[[2021,5,19]],"date-time":"2021-05-19T21:11:35Z","timestamp":1621458695000},"page":"2924-2933","source":"Crossref","is-referenced-by-count":26,"title":["A 310-nA Quiescent Current 3-fs-FoM Fully Integrated Capacitorless Time-Domain LDO With Event-Driven Charge Pump and Feedforward Transient Enhancement"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3192-8867","authenticated-orcid":false,"given":"Jianming","family":"Zhao","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0832-2982","authenticated-orcid":false,"given":"Yuan","family":"Gao","sequence":"additional","affiliation":[]},{"given":"Tan-Tan","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9833-1718","authenticated-orcid":false,"given":"Hyunwoo","family":"Son","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5696-8403","authenticated-orcid":false,"given":"Chun-Huat","family":"Heng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2799964"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3006200"},{"key":"ref30","first-page":"1","article-title":"A 0.5-to-1.2 V, 310 nA quiescent current, 3fs-FoM time-domain output-capacitorless LDO with propagation-delay-triggered edge detector","author":"zhao","year":"2020","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820708"},{"key":"ref11","first-page":"1","article-title":"0.5-V input digital LDO with 98.7% current efficiency and 2.7-?A quiescent current in 65 nm CMOS","author":"okuma","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870401"},{"key":"ref13","first-page":"306","article-title":"A 0.4 V 430 nA quiescent current NMOS digital LDO with NAND-based analog-assisted loop in 28 nm CMOS","author":"ma","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"340","article-title":"A100 nA-to-2 mA successive-approximation digital LDO with PD compensation and sub-LSB duty control achieving a 15.1 ns response time at 0.5 V","author":"salem","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2740269"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2967540"},{"key":"ref17","first-page":"382","article-title":"A 480 mA output-capacitor-free synthesizable digital LDO using CMP-triggered oscillator and droop detector with 99.99% current efficiency, 1.3 ns response time, and 9.8 A\/mm&#x00B2; current density","author":"oh","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","first-page":"234","article-title":"A modular hybrid LDO with fast load-transient response and programmable PSRR in 14 nm CMOS featuring dynamic clamp tuning and time-constant compensation","author":"liu","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3015527"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942096"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2851226"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3040393"},{"key":"ref3","first-page":"312","article-title":"A 769 ?W battery-powered single-chip SoC with BLE for multi-modal vital sign health patches","author":"konijnenburg","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.817256"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2883711"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2948820"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2019.2904622"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215392"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2728787"},{"key":"ref9","first-page":"106","article-title":"A 65 nm inverter-based low-dropout regulator with rail-to-rail regulation and over ?20 dB PSR at 0.2 V lowest supply voltage","author":"yang","year":"2017","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062950"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2751512"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870558"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987718"},{"key":"ref24","first-page":"104","article-title":"A 1A LDO regulator driven by a 0.0013 mm&#x00B2; class-D controller","author":"xu","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960004"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3046410"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3006777"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9546917\/09435795.pdf?arnumber=9435795","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:58Z","timestamp":1652194498000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9435795\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":32,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3077453","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}