{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T09:01:55Z","timestamp":1773824515478,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology (MOST) of Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/jssc.2021.3079111","type":"journal-article","created":{"date-parts":[[2021,5,21]],"date-time":"2021-05-21T15:40:46Z","timestamp":1621611646000},"page":"3145-3156","source":"Crossref","is-referenced-by-count":20,"title":["A 10-GS\/s NRZ\/Mixing DAC With Switching-Glitch Compensation Achieving SFDR &gt;64\/50 dBc Over the First\/Second Nyquist Zone"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1465-9995","authenticated-orcid":false,"given":"Hung-Yi","family":"Huang","sequence":"first","affiliation":[]},{"given":"Xin-Yu","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5477-0583","authenticated-orcid":false,"given":"Tai-Haur","family":"Kuo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"458","article-title":"A 14b 3\/6 GHz current-steering RF DAC in 0.18 m CMOS with 66 dB ACLR at 2.9 GHz","author":"engel","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"112","article-title":"A 1.6 GS\/s 12b return-to-zero GaAs RF DAC for multiple Nyquist operation","author":"choe","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","first-page":"66","article-title":"A 10b 600 MS\/s multi-mode CMOS DAC for multiple Nyquist zone operation","author":"chen","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1109\/TCSII.2008.2011606","article-title":"Low-cost 14-bit current-steering DAC with a randomized thermometer-coding method","volume":"56","author":"lee","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803056"},{"key":"ref15","first-page":"1","article-title":"A 177 mW 10 GS\/s NRZ DAC with switching-glitch compensation achieving >64 dBc SFDR and <?77 dBc IM3","author":"huang","year":"2020","journal-title":"Proc IEEE Symp VLSI Circuits (VLSIC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.854409"},{"key":"ref17","first-page":"360","article-title":"A 16b 6 GS\/s Nyquist DAC with IMD <?90 dBc up to 1.9 GHz in 16 nm CMOS","author":"lin","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2126410"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2594026"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2993672"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301769"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332248"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185172"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2543703"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2866819"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2126410"},{"key":"ref1","first-page":"280","article-title":"A 330 mW 14b 6.8 GS\/s dual-mode RF DAC in 16 nm FinFET achieving ?70.8 dBc ACPR in a 20 MHz channel at 5.2 GHz","author":"erdmann","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749441"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871143"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9546917\/09438957.pdf?arnumber=9438957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:58Z","timestamp":1652194498000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9438957\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":20,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3079111","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}