{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:52:40Z","timestamp":1774720360472,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Renesas Electronics Corporation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/jssc.2021.3082943","type":"journal-article","created":{"date-parts":[[2021,6,10]],"date-time":"2021-06-10T20:06:31Z","timestamp":1623355591000},"page":"2943-2955","source":"Crossref","is-referenced-by-count":15,"title":["A CT 2\u20132 MASH \u0394\u03a3 ADC With Multi-Rate LMS-Based Background Calibration and Input-Insensitive Quantization-Error Extraction"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7979-5077","authenticated-orcid":false,"given":"Mitsuya","family":"Fukazawa","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1069-3221","authenticated-orcid":false,"given":"Takashi","family":"Oshima","sequence":"additional","affiliation":[]},{"given":"Masaki","family":"Fujiwara","sequence":"additional","affiliation":[]},{"given":"Katsuki","family":"Tateyama","sequence":"additional","affiliation":[]},{"given":"Atsushi","family":"Ochi","sequence":"additional","affiliation":[]},{"given":"Raed","family":"Alsubaie","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5567-3902","authenticated-orcid":false,"given":"Tetsuo","family":"Matsui","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022302"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2466459"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2942359"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036759"},{"key":"ref14","first-page":"1","article-title":"Adaptive digital noise-cancellation filtering using cross-correlators for continuous-time MASH ADC in 28 nm CMOS","author":"dong","year":"2017","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref15","first-page":"166","article-title":"9.7 background multi-rate LMS calibration circuit for 15 MHz-BW 74 dB-DR CT 2–2 MASH ?? ADC in 28 nm CMOS","author":"fukazawa","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3024061"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836245"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2206436"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2571671"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662371"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844197"},{"key":"ref6","first-page":"230","article-title":"A 50 MHZ-BW continuous-time ?? ADC with dynamic error correction achieving 79.8 dB SNDR and 95.2 dB SFDR","author":"he","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"228c","article-title":"A 71.4 dB SNDR 30 MHz BW continuous-time delta-sigma modulator using a time-interleaved noise-shaping quantizer in 12-nm CMOS","author":"weng","year":"2019","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616361"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231295"},{"key":"ref2","first-page":"466","article-title":"A 0.46 mW 5 MHz-BW 79.7 dB-SNDR noise-shaping SAR ADC with dynamic-amplifier-based FIR-IIR filter","author":"liu","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","first-page":"274","article-title":"A 1 V 77 dB-DR 72 dB-SNDR 10 MHz-BW 2?1 MASH CT M","author":"nowacki","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","first-page":"330","article-title":"A 40 MHz-BW 320 MS\/s passive noise-shaping SAR ADC with passive signal-residue summation in 14 nm FinFET","author":"lin","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/81.915383"},{"key":"ref22","first-page":"278","article-title":"A 930 mW 69 dB-DR 465 MHz-BW CT 1–2 MASH ADC in 28 nm CMOS","author":"dong","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"2170","DOI":"10.1109\/JSSC.2013.2264137","article-title":"A 81-dB dynamic range 16-MHz bandwidth modulator using background calibration","volume":"48","author":"wu","year":"2013","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2557809"},{"key":"ref25","first-page":"242c","article-title":"A split 2?0 MASH with dual digital error correction","author":"zhang","year":"2007","journal-title":"Proc Symp VLSI Circuits"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9546917\/09451177.pdf?arnumber=9451177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:59Z","timestamp":1652194499000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9451177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":25,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3082943","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}