{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T17:18:06Z","timestamp":1782926286213,"version":"3.54.5"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/jssc.2021.3089930","type":"journal-article","created":{"date-parts":[[2021,6,28]],"date-time":"2021-06-28T21:30:46Z","timestamp":1624915846000},"page":"2993-3007","source":"Crossref","is-referenced-by-count":33,"title":["Reference Oversampling PLL Achieving \u2212256-dB FoM and \u221278-dBc Reference Spur"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8081-0040","authenticated-orcid":false,"given":"Ji-Hwan","family":"Seol","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8119-094X","authenticated-orcid":false,"given":"Kyojin","family":"Choo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6744-7075","authenticated-orcid":false,"given":"David","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2598-0458","authenticated-orcid":false,"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4651-0677","authenticated-orcid":false,"given":"Taekwang","family":"Jang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"274","article-title":"17.5 A 12.5GHz fractional-N type-I sampling PLL achieving 58fs integrated jitter","author":"mercandelli","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032272"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819128"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.916845"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2815658"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2043893"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E95.A.456"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3025142"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778010"},{"key":"ref29","first-page":"258","article-title":"A dividerless reference-sampling RF PLL with ?253.5dB jitter FOM and <-67dBc reference spurs","author":"sharma","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2647698"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310279"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217856"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3019344"},{"key":"ref24","first-page":"1","article-title":"A 28 nm CMOS digital fractional-N PLL with ?245.5 dB FOM and a frequency tripler for 802.11abgn\/ac radio","author":"gao","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2004.1320575"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2872539"},{"key":"ref25","first-page":"264","article-title":"16.5 A fractional-N synthesizer with 110fsrms jitter and a reference quadrupler for wideband 802.11ax","author":"song","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385753"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3057580"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref11","first-page":"256","article-title":"A 0.01 mm2 4.6-to-5.6GHz sub-sampling type-I frequency synthesizer with ?254dB FOM","author":"sharkia","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","first-page":"378","article-title":"A 7.4-to-14 GHz PLL with 54 fsrms jitter in 16 nm FinFET for integrated RF-data-converter SoCs","author":"turker","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"488","article-title":"A 0.65 V 12-to-16 GHz sub-sampling PLL with 56.4 fs$_{rms}$\n integrated jitter and ?256.4 dB FoM","author":"zhang","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","first-page":"258","article-title":"16.2 A 76fsrms jitter and ?40dBc integrated-phase-noise 28-to-31GHz frequency synthesizer based on digital sub-sampling PLL using optimally spaced voltage comparators and background loop-gain optimization","author":"kim","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref15","first-page":"280","article-title":"17.8 A 170MHz-lock-in-range and ?253dB-FoM$_{\\textrm{jitter}}~12$\n-to-14.5GHz subsampling PLL with a $150~\\mu\\text{W}$\n frequency-disturbance-correcting loop using a low-power unevenly spaced edge generator","author":"lim","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","first-page":"185","article-title":"153 FSRMS-integrated-jitter and 114-multiplication factor PVT-robust 22.8 GHZ ring-LC-hybrid injection-locked clock multiplier","author":"choi","year":"2018","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref17","first-page":"192","article-title":"10.6 A 6.75-to-8.25GHz, 250fsrms-integrated-jitter 3.25 mW rapid on\/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS","author":"elkholy","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2478449"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"821","DOI":"10.1109\/JSSC.2016.2519391","article-title":"A bang bang phase-locked loop using automatic loop gain control and loop latency reduction techniques","volume":"51","author":"kuan","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005716"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2859757"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959735"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010792"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2904884"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/0471732699"},{"key":"ref49","first-page":"23","article-title":"Delta-sigma fractional-N phase-locked loops","author":"galton","year":"2003","journal-title":"Phase Locking in High-Performance Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273836"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2032470"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582854"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2788876"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2679683"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2820149"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2016.7508243"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001358"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2511157"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9546917\/09465111.pdf?arnumber=9465111","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:59Z","timestamp":1652194499000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9465111\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":51,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3089930","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}