{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T02:37:17Z","timestamp":1769740637185,"version":"3.49.0"},"reference-count":60,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Project","award":["2018YFB2202600"],"award-info":[{"award-number":["2018YFB2202600"]}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61774094"],"award-info":[{"award-number":["61774094"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["U19B2041"],"award-info":[{"award-number":["U19B2041"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Beijing S&T Project","award":["Z191100007519016"],"award-info":[{"award-number":["Z191100007519016"]}]},{"DOI":"10.13039\/501100012282","name":"Beijing Innovation Center for Future Chips","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012282","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/jssc.2021.3095232","type":"journal-article","created":{"date-parts":[[2021,7,20]],"date-time":"2021-07-20T20:11:51Z","timestamp":1626811911000},"page":"3021-3038","source":"Crossref","is-referenced-by-count":26,"title":["TIMAQ: A Time-Domain Computing-in-Memory-Based Processor Using Predictable Decomposed Convolution for Arbitrary Quantized DNNs"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9905-0961","authenticated-orcid":false,"given":"Jianxun","family":"Yang","sequence":"first","affiliation":[]},{"given":"Yuyao","family":"Kong","sequence":"additional","affiliation":[]},{"given":"Zhao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Zhuangzhi","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Jing","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Yiqi","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yonggang","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Chenfu","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Te","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Congcong","family":"Li","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-4116","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Jin","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5117-7920","authenticated-orcid":false,"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8379-0321","authenticated-orcid":false,"given":"Jun","family":"Yang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2309-572X","authenticated-orcid":false,"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00748"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01237-3_23"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref32","first-page":"1","article-title":"Scalable and modularized RTL compilation of convolutional neural networks onto FPGA","author":"ma","year":"2016","journal-title":"Proc Int Conf Field Program Logic Appl (FPL)"},{"key":"ref31","article-title":"DoReFa-Net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"zhou","year":"2016","journal-title":"arXiv 1606 06160 [cs]"},{"key":"ref30","first-page":"2849","article-title":"Fixed point quantization of deep convolutional networks","author":"lin","year":"2016","journal-title":"Proc Int Conf Mach Learn"},{"key":"ref37","first-page":"2285","article-title":"Compressing neural networks with the hashing trick","author":"chen","year":"2015","journal-title":"Proc Int Conf Mach Learn"},{"key":"ref36","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"han","year":"2015","journal-title":"arXiv 1510 00149 [cs]"},{"key":"ref35","article-title":"Incremental network quantization: Towards lossless CNNs with low-precision weights","author":"zhou","year":"2017","journal-title":"arXiv 1702 03044"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2018.8486500"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2767624"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162829"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662340"},{"key":"ref29","first-page":"50","article-title":"2.5 A $40\\times40$\n four-neighbor time-based in-memory computing graph ASIC chip featuring wavefront expansion and 2D gradient control","author":"everson","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2018.8462105"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2017.7953075"},{"key":"ref20","first-page":"242","article-title":"15.3 A 351TOPS\/W and 372.4GOPS compute-in-memory SRAM macro in 7 nm FinFET CMOS for machine-learning applications","author":"dong","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","first-page":"124","article-title":"A 55 nm time-domain mixed-signal neuromorphic accelerator with stochastic synapses and embedded reinforcement learning for autonomous micro-robots","author":"amravati","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993627"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2712626"},{"key":"ref23","first-page":"222","article-title":"14.1 A 65 nm 1.1-to-9.1TOPS\/W hybrid-digital-mixed-signal computing platform for accelerating model-based and model-free swarm robotics","author":"cao","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662510"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref50","article-title":"Efficient bitwidth search for practical mixed precision neural network","author":"li","year":"2020","journal-title":"arXiv 2003 07577"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3005754"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref58","first-page":"1","article-title":"Automatic differentiation in PyTorch","author":"paszke","year":"2017","journal-title":"Proc 31st Conf Neural Inf Process Syst"},{"key":"ref57","first-page":"238","article-title":"A 2.75-to-75.9 tops\/w computing-in-memory nn processor supporting set-associate block-wise zero skipping and ping-pong cim with simultaneous computation and weight updating","volume":"64","author":"yue","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref56","first-page":"234","article-title":"14.3 A 65 nm computing-in-memory-based CNN processor with 2.9-to-35.8TOPS\/W system energy efficiency using dynamic-sparsity performance-scaling architecture and energy-efficient inter\/intra-macro data reuse","author":"yue","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3055830"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref53","first-page":"1","article-title":"A time-domain computing-in-memory based processor using predictable decomposed convolution for arbitrary quantized DNNs","author":"yang","year":"2020","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"ref40","article-title":"A unified framework of DNN weight pruning and weight clustering\/quantization using ADMM","author":"ye","year":"2018","journal-title":"arXiv 1811 01907"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2881913"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869150"},{"key":"ref14","first-page":"240","article-title":"15.2 A 28 nm 64Kb inference-training two-way transpose multibit 6T SRAM compute-in-memory macro for AI edge chips","author":"su","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","first-page":"246","article-title":"15.5 A 28 nm 64Kb 6T SRAM computing-in-memory macro with 8b MAC operation for AI edge chips","author":"si","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.106"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2019.8683453"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00972"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00062"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IVS.2018.8500504"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.2352\/ISSN.2470-1173.2017.19.AVM-023"},{"key":"ref49","article-title":"Mixed precision training of convolutional neural networks using integer operations","author":"das","year":"2018","journal-title":"arXiv 1802 00930"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00783"},{"key":"ref46","article-title":"ReLeQ: A reinforcement learning approach for deep quantization of neural networks","author":"elthakeb","year":"2018","journal-title":"arXiv 1811 01704"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2020.107647"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00881"},{"key":"ref47","article-title":"DoReFa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"zhou","year":"2016","journal-title":"arXiv 1606 06160 [cs]"},{"key":"ref42","article-title":"Deep neural network compression with single and multiple level quantization","volume":"32","author":"xu","year":"2018","journal-title":"Proc AAAI Conf Artif Intell"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00460"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00821"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.574"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9546917\/09491142.pdf?arnumber=9491142","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:59Z","timestamp":1652194499000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9491142\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":60,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3095232","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}