{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T21:39:17Z","timestamp":1774993157726,"version":"3.50.1"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T00:00:00Z","timestamp":1654041600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation Frontier Award, NSF CNS","doi-asserted-by":"publisher","award":["1646275"],"award-info":[{"award-number":["1646275"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1109\/jssc.2021.3108578","type":"journal-article","created":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T20:28:45Z","timestamp":1631305725000},"page":"1824-1840","source":"Crossref","is-referenced-by-count":63,"title":["A CMOS Dual-Mode Brain-Computer Interface Chipset With 2-mV Precision Time-Based Charge Balancing and Stimulation-Side Artifact Suppression"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6787-5907","authenticated-orcid":false,"given":"Haoran","family":"Pu","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Nanoscale Communication Integrated Circuits Labs, Center for Pervasive Communications and Computing, University of California at Irvine, Irvine, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2481-7077","authenticated-orcid":false,"given":"Omid","family":"Malekzadeh-Arasteh","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Nanoscale Communication Integrated Circuits Labs, Center for Pervasive Communications and Computing, University of California at Irvine, Irvine, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5462-0289","authenticated-orcid":false,"given":"Ahmad Reza","family":"Danesh","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Nanoscale Communication Integrated Circuits Labs, Center for Pervasive Communications and Computing, University of California at Irvine, Irvine, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5569-3797","authenticated-orcid":false,"given":"Zoran","family":"Nenadic","sequence":"additional","affiliation":[{"name":"Department of Biomedical Engineering, University of California at Irvine, Irvine, CA, USA"}]},{"given":"An H.","family":"Do","sequence":"additional","affiliation":[{"name":"Department of Neurology, University of California at Irvine, Irvine, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1008-1559","authenticated-orcid":false,"given":"Payam","family":"Heydari","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Nanoscale Communication Integrated Circuits Labs, Center for Pervasive Communications and Computing, University of California at Irvine, Irvine, CA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1179\/1079026812z.000000000124"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0176020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2346779"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.brs.2013.02.001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.jneumeth.2004.10.020"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2828823"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063065"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164667"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908693"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2010.2040277"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2266862"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2013.2257171"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2512443"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310301"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/BIOCAS.2018.8584755"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431428"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.neuroimage.2006.09.034"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2013.6679645"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-020-59017-z"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1088\/1741-2552\/ab82ac"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/NER.2019.8716961"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008543"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867293"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2991524"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1093\/brain\/121.12.2271"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1093\/brain\/121.12.2301"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.3886-06.2007"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.neuroimage.2013.04.102"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1093\/cercor\/bhx155"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2019.2963302"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2991526"},{"issue":"6","key":"ref32","doi-asserted-by":"crossref","first-page":"735","DOI":"10.1109\/TBCAS.2014.2298860","article-title":"A 0.45 V 100-channel neural-recording IC with sub-\u03bcW\/channel consumption in 0.18 \u03bcm CMOS","volume":"7","author":"Han","year":"2013","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163552"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2930903"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870555"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749426"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1038\/s41551-020-0595-9"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869579"},{"key":"ref39","first-page":"471","volume-title":"CMOS Analog Circuit Design","author":"Allen","year":"2012"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780472"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401129"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636876"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811991"},{"key":"ref44","first-page":"42","volume-title":"High-Density Integrated Electrocortical Neural Interfaces: Low-Noise Low-Power System-on-Chip Design Methodology","author":"Ha","year":"2019"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-39624-8"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/5.542410"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2002.1185664"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1016\/j.msec.2012.07.024"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1016\/0013-4694(93)90006-H"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3041289"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365856"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2016.2622738"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2019.2963174"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366015"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/4\/9781662\/9534904-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9781662\/09534904.pdf?arnumber=9534904","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:17:23Z","timestamp":1705015043000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9534904\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6]]},"references-count":54,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3108578","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6]]}}}