{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:40:49Z","timestamp":1774964449543,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,1]]},"DOI":"10.1109\/jssc.2021.3114205","type":"journal-article","created":{"date-parts":[[2021,10,5]],"date-time":"2021-10-05T22:36:39Z","timestamp":1633473399000},"page":"212-223","source":"Crossref","is-referenced-by-count":18,"title":["A 24-Gb\/s\/Pin 8-Gb GDDR6 With a Half-Rate Daisy-Chain-Based Clocking Architecture and I\/O Circuitry for Low-Noise Operation"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1921-8037","authenticated-orcid":false,"given":"Ji-Hyo","family":"Kang","sequence":"first","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Jaehyeok","family":"Yang","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Kyunghoon","family":"Kim","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6354-5612","authenticated-orcid":false,"given":"Joo-Hyung","family":"Chae","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Gwangwoon University, Seoul, South Korea"}]},{"given":"Gangsik","family":"Lee","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Sangyeon","family":"Byeon","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Boram","family":"Kim","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Dong-Hyun","family":"Kim","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1615-7582","authenticated-orcid":false,"given":"Youngtaek","family":"Kim","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Yeongmuk","family":"Cho","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Junghwan","family":"Ji","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Sera","family":"Jeong","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Jaehoon","family":"Cha","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Minsoo","family":"Park","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Hongdeuk","family":"Kim","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Sijun","family":"Park","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Sunho","family":"Kim","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Hae-Kang","family":"Jung","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0224-6154","authenticated-orcid":false,"given":"Jieun","family":"Jang","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7338-1316","authenticated-orcid":false,"given":"Sangkwon","family":"Lee","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Hyungsoo","family":"Kim","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Joo-Hwan","family":"Cho","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Junhyun","family":"Chun","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]},{"given":"Seonyong","family":"Cha","sequence":"additional","affiliation":[{"name":"SK Hynix, Icheon, South Korea"}]}],"member":"263","reference":[{"key":"ref10","first-page":"498","article-title":"A 40 nm 2Gb 7Gb\/s\/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW","author":"bae","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"278","article-title":"A 60 nm 6 Gb\/s\/pin GDDR5 graphics DRAM with multifaceted clocking and ISI\/SSN-reduction techniques","author":"bae","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2987052"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2466469"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008477"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231255"},{"key":"ref16","first-page":"380","article-title":"23.2 A 1.1 V 1ynm 6.4Gb\/s\/pin 16Gb DDR5 SDRAM with a phase-rotator-based DLL, high-speed SerDes and RX\/TX equalization scheme","author":"kim","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062914"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2197233"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062937"},{"key":"ref4","first-page":"204","article-title":"A 16Gb 18 Gb\/S\/pin GDDR6 DRAM with per-bit trainable single-ended DFE and PLL-less clocking","author":"kim","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062977"},{"key":"ref6","first-page":"344","article-title":"25.1 A 24 Gb\/s\/pin 8 Gb GDDR6 with a half-rate daisy-chain-based clocking architecture and IO circuitry for low-noise operation","author":"kim","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"348","article-title":"25.3 An 8Gb GDDR6X DRAM achieving 22Gb\/s\/pin with single-ended PAM4 signaling","author":"hollis","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2737945"},{"key":"ref7","first-page":"210","article-title":"A 16Gb\/s\/pin 8Gb GDDR6 DRAM with bandwidth extension techniques for high-speed applications","author":"hwang","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","first-page":"330","article-title":"22.1 A 1.1 V 16GB 640GB\/s HBM2E DRAM with a data-bus window-extension technique and a synergetic on-die ECC scheme","author":"oh","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2360379"},{"key":"ref9","first-page":"314","article-title":"18.1 A 20 nm 9Gb\/s\/pin 8Gb GDDR5 DRAM with an NBTI monitor, jitter reduction techniques and improved power distribution","author":"joo","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231265"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9664397\/09559714.pdf?arnumber=9559714","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T20:46:04Z","timestamp":1756154764000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9559714\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1]]},"references-count":20,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3114205","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1]]}}}