{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:45:57Z","timestamp":1774716357005,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Semiconductor Research Consortium"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1109\/jssc.2021.3114319","type":"journal-article","created":{"date-parts":[[2021,9,29]],"date-time":"2021-09-29T21:44:37Z","timestamp":1632951877000},"page":"3681-3693","source":"Crossref","is-referenced-by-count":4,"title":["A Hybrid-Loop Structure and Interleaved Noise-Shaped Quantizer for a Robust 100-MHz BW and 69-dB DR DSM"],"prefix":"10.1109","volume":"56","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5046-3917","authenticated-orcid":false,"given":"Lu","family":"Jie","sequence":"first","affiliation":[]},{"given":"Hsiang-Wen","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0796-8124","authenticated-orcid":false,"given":"Boyi","family":"Zheng","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5070-7512","authenticated-orcid":false,"given":"Michael P.","family":"Flynn","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"231","author":"pavan","year":"2017","journal-title":"Understanding Delta-Sigma Data Converters"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856284"},{"key":"ref12","first-page":"244","article-title":"A 5th-order CT\/DT multi-mode $\\Delta\\Sigma$\n modulator","author":"putter","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","first-page":"170","article-title":"10.4 A 3.7 mW 12.5 MHz 81dB-SNDR 4th-order CTDSM with single-OTA and 2nd-order NS-SAR","author":"shi","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"468","article-title":"28.2 An 11.4 mW 80.4 dB-SNDR 15MHz-BW CT delta-sigma modulator using 6b double-noise-shaped quantizer","author":"kim","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3019487"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-0391-9_7"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/82.775391"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217874"},{"key":"ref19","first-page":"330","article-title":"20.2 A 40MHz-BW 320MS\/s passive noise-shaping SAR ADC with passive signal-residue summation in 14 nm FinFET","author":"lin","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","first-page":"338","article-title":"20.6 An 80MHz-BW 31.9fJ\/conv-step filtering $\\Delta\\Sigma$\n ADC with a built-in DAC-segmentation\/ELD-compensation 6b 960MS\/s SAR-quantizer in 28 nm LP for 802.11ax applications","author":"wang","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","first-page":"340","article-title":"20.7 A 72.6 dB-SNDR 100 MHz-BW 16.36 mW CTDSM with preliminary sampling and quantization scheme in backend subranging QTZ","author":"wang","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2938626"},{"key":"ref5","first-page":"167","article-title":"10.3 A 100 MHz-BW 68 dB-SNDR tuning-free hybrid-loop DSM with an interleaved bandpass noise-shaping SAR quantizer","author":"jie","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"76","article-title":"$\\Delta\\Sigma$\n ADC with finite impulse response feedback DAC","volume":"1","author":"putter","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.846227"},{"key":"ref2","first-page":"230","article-title":"A 50MHZ-BW continuous-time $\\Delta\\Sigma$\n ADC with dynamic error correction achieving 79.8 dB SNDR and 95.2 dB SFDR","author":"he","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2542200"},{"key":"ref1","first-page":"470","article-title":"28.3 A 125MHz-BW 71.9 dB-SNDR VCO-based CT $\\Delta\\Sigma$\n ADC with segmented phase-domain ELD compensation in 16 nm CMOS","author":"huang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","first-page":"62c","article-title":"A 69 dB SNDR, 25 MHz BW, 800 MS\/s continuous-time bandpass $\\Delta\\Sigma$\n ADC using DAC duty cycle control for low power and reconfigurability","author":"chae","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.643651"},{"key":"ref21","first-page":"146","article-title":"An LC bandpass $\\Delta\\Sigma$\n ADC with 70dB SNDR over 20 MHz bandwidth using CMOS DACs","author":"harrison","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2003.1203991"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177090"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3057580"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9625642\/09552439.pdf?arnumber=9552439","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:54:59Z","timestamp":1652194499000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9552439\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":25,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3114319","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12]]}}}