{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T06:49:04Z","timestamp":1767422944741,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency (DARPA) Circuit Realization at Faster Timescalees","doi-asserted-by":"publisher","award":["HR0011-16-C-0052"],"award-info":[{"award-number":["HR0011-16-C-0052"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Agile Design of Efficient Processing Technologies (ADEPT) and Berkeley Wireless Research Center (BWRC) member companies"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,1]]},"DOI":"10.1109\/jssc.2021.3118046","type":"journal-article","created":{"date-parts":[[2021,11,9]],"date-time":"2021-11-09T20:41:04Z","timestamp":1636490464000},"page":"140-152","source":"Crossref","is-referenced-by-count":18,"title":["An Eight-Core 1.44-GHz RISC-V Vector Processor in 16-nm FinFET"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9958-6045","authenticated-orcid":false,"given":"Colin","family":"Schmidt","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6363-0462","authenticated-orcid":false,"given":"John","family":"Wright","sequence":"additional","affiliation":[]},{"given":"Zhongkai","family":"Wang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7672-4038","authenticated-orcid":false,"given":"Eric","family":"Chang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7528-7200","authenticated-orcid":false,"given":"Albert","family":"Ou","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9274-0182","authenticated-orcid":false,"given":"Woorham","family":"Bae","sequence":"additional","affiliation":[]},{"given":"Sean","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Vladimir","family":"Milovanovic","sequence":"additional","affiliation":[]},{"given":"Anita","family":"Flynn","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9084-5282","authenticated-orcid":false,"given":"Brian","family":"Richards","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0754-3975","authenticated-orcid":false,"given":"Krste","family":"Asanovic","sequence":"additional","affiliation":[]},{"given":"Elad","family":"Alon","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2324-1715","authenticated-orcid":false,"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662302"},{"journal-title":"Neurips 2019 Stats","year":"2019","author":"charrez","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.11"},{"key":"ref14","first-page":"1","article-title":"Agile SoC development with open ESP: Invited paper","author":"mantovani","year":"2020","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design (ICCAD)"},{"key":"ref15","first-page":"172","article-title":"A wide power-supply range (0.5 V-to-1.3 V) wide tuning range (500 MHz-to-8 GHz) all-static CMOS AD PLL in 65 nm SOI","author":"rylyakov","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"article-title":"The rocket chip generator","year":"2016","author":"asanovi?","key":"ref16"},{"journal-title":"sifive-blocks","year":"2021","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9136999"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1109\/HCS52781.2021.9566904","article-title":"Accelerating ML recommendation with over a thousand RISCV\/tensor processors on esperantos et-soc-1 chip","author":"ditzel","year":"2021","journal-title":"Proc IEEE Hot Chips 33 Symp (HCS)"},{"key":"ref4","first-page":"158","article-title":"9.8 A 25 mm² SoC for IoT devices with 18 ms noise-robust speech-to-text latency via Bayesian speech denoising and attention-based sequence-to-sequence DNN speech recognition in 16 nm FinFET","author":"tambe","year":"2021","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"journal-title":"Onnx runtime","year":"2021","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358302"},{"key":"ref6","first-page":"222","article-title":"An always-on 3.8?J\/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28 nm CMOS","author":"bankman","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960488"},{"journal-title":"Bfloat16 The secret to high performance on cloud tpus","year":"2019","author":"wang","key":"ref8"},{"key":"ref7","first-page":"1796","article-title":"Ultra-low precision 4-bit training of deep neural networks","volume":"33","author":"sun","year":"2020","journal-title":"Advances in neural information processing systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"journal-title":"Tensorfloat-32 in the a100 GPU Accerlerates AI Training HPC to 20X","year":"2020","author":"kharya","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref20","article-title":"Tuning algorithms and generators for efficient edge inference","author":"naous","year":"2019","journal-title":"arXiv 1908 02239"},{"key":"ref22","first-page":"269","article-title":"Sub-microsecond adaptive voltage scaling in a 28 nm FD-SOI processor SoC","author":"keller","year":"2016","journal-title":"Proc 42nd Eur Solid-State Circuits Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2953847"},{"key":"ref23","first-page":"34c","article-title":"A 16 nm 25 mm² SoC with a 54.5× flexibility-efficiency range from dual-core arm cortex-A53 to eFPGA and cache-coherent accelerators","author":"whatmough","year":"2019","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref26","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc 3rd Int Conf Learn Represent"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9664397\/09606937.pdf?arnumber=9606937","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T19:59:20Z","timestamp":1673726360000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9606937\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1]]},"references-count":28,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3118046","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2022,1]]}}}