{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:43:43Z","timestamp":1774716223492,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2022,1]]},"DOI":"10.1109\/jssc.2021.3123077","type":"journal-article","created":{"date-parts":[[2021,11,4]],"date-time":"2021-11-04T19:27:48Z","timestamp":1636054068000},"page":"236-244","source":"Crossref","is-referenced-by-count":15,"title":["A 3-nm Gate-All-Around SRAM Featuring an Adaptive Dual-Bitline and an Adaptive Cell-Power Assist Circuit"],"prefix":"10.1109","volume":"57","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2752-3138","authenticated-orcid":false,"given":"Taejoong","family":"Song","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0720-6821","authenticated-orcid":false,"given":"Hoonki","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Woojin","family":"Rim","sequence":"additional","affiliation":[]},{"given":"Hakchul","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Changnam","family":"Park","sequence":"additional","affiliation":[]},{"given":"Inhak","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Sanghoon","family":"Baek","sequence":"additional","affiliation":[]},{"given":"Jonghoon","family":"Jung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","first-page":"3.7.1","article-title":"A 14 nm logic technology featuring $2^{nd}$\n-generation FinFET, air-gapped interconnects, self-aligned double patterning and a $0.0588~\\mu\\text{m}^{2}$\n SRAM cell size","volume-title":"IEDM Tech. Dig.","author":"Natarajan"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362842"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2360351"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2609386"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310251"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870333"},{"key":"ref7","first-page":"2.7.1","article-title":"A 7 nm FinFET technology featuring EUV patterning and dual strained high mobility channels","volume-title":"IEDM Tech. Dig.","author":"Xie"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870334"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998202"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310252"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662439"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998183"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371921"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062967"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366000"},{"key":"ref16","first-page":"28.7.1","article-title":"3 nm GAA technology featuring multi-bridge-channel FET for low power and high performance applications","volume-title":"IEDM Tech. Dig.","author":"Bae"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365988"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3004959"},{"key":"ref19","volume-title":"Roadmap Report: More Moore","year":"2020"},{"key":"ref20","first-page":"1","article-title":"A 0.6 V 1.5 GHz 84 Mb SRAM design in 14 nm FinFET CMOS technology","author":"Karl","year":"2015","journal-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/9664397\/09601158.pdf?arnumber=9601158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T02:08:28Z","timestamp":1705025308000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9601158\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1]]},"references-count":20,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2021.3123077","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1]]}}}